

# Understanding and Modeling Opposite Impacts of Self-Heating on Hot-Carrier Degradation in n- and p-Channel Transistors

Stanislav Tyaginov, Alexander Makarov, Al-Moatasem Bellah El-Sayed, Adrian Chasin, Erik Bury, Markus Jech, Michiel Vandemaele, Alexander Grill, An De Keersgieter, Mikhail Vexler, Geert Eneman, and Ben Kaczer

**Abstract**—We extend our framework for hot-carrier degradation (HCD) modeling by covering the impact of self-heating (SH) on HCD. This impact is threefold: (i) perturbation of carrier transport, (ii) acceleration of the thermal contribution to the Si-H bond breakage process, and (iii) shortening vibrational lifetime of the bond resulting in reducing the multiple-carrier mechanism rate. We validate the framework against HCD data acquired on n-channel fin field-effect-transistors (FETs) and p-channel nanowire (NW) FETs under various stress conditions and analyze the importance of each of the aforementioned components of the SH impact on HCD. This analysis shows that in n-channel devices SH depopulates the high energetical fraction of the carrier distribution, while in p-channel transistors SH slightly shifts the carrier energy distribution towards higher energy. Thus, in nFinFETs the impact of SH on the carrier transport and enhancement of the thermal component of bond rupture compensate each other (vibrational lifetime shortening has a weak impact on HCD), thereby leading to slight inhibition of HCD by SH. To the contrary, in pNWFETs these two factors both enhance HCD (while the contribution of the vibrational lifetime dependence on temperature is again small) and thus SH accelerates HCD. Our modeling framework, therefore, can explain why in n-channel FETs SH slightly inhibits HCD, while in p-channel devices HCD is accelerated by SH.

**Index Terms**—Hot-carrier degradation, self-heating, modeling, carrier transport, lattice heat flow equation, FinFET, nanowire FET

## I. INTRODUCTION

Several groups reported that in confined transistor structures – such as Fin and nanowire (NW) field-effect-transistors (FETs) – hot-carrier degradation (HCD), enhanced by self-heating (SH), is the most detrimental degradation concern [1–4]. Therefore, a reliable and comprehensive model for HCD

S. Tyaginov is with *imec*, Leuven 3001, Belgium and also with the A.F. Ioffe Physical-Technical Institute, Russian Academy of Sciences, 194021 Saint-Petersburg, Russia.

A.-M.B. El-Sayed is with Nanolayers, London, UK.

A. Chasin, E. Bury, A. Grill, A. De Keersgieter, G. Eneman, and B. Kaczer are with *imec*, Leuven 3001, Belgium.

M. Jech is with the Institute for Microelectronics, Technical University of Vienna, Gusshausstrasse 27-29, 1040, Vienna, Austria.

M. Vandemaele is with KU Leuven, Department of Electrical Engineering (ESAT), MICAS, Kasteelpark Arenberg 10, 3000 Leuven, Belgium and also with *imec*, Leuven 3001, Belgium.

M. Vexler is with the A.F. Ioffe Physical-Technical Institute, Russian Academy of Sciences, 194021 Saint-Petersburg, Russia.

This work was supported by the Ministry of Science and Higher Education of the Russian Federation under Grant number 075-15-2020-790.

coupled to SH is of great importance for reliability assessment and prediction for both existing devices as well as in transistor architectures still under development.

Understanding the impact of SH on HCD is related to another problem – the temperature dependence of HCD. Although the consensus that in long-channel/high-voltage devices HCD becomes suppressed at elevated temperatures was reached [5–8], in short-channel FETs the situation becomes much more complex. On the one hand, several groups reported that in scaled transistors HCD is accelerated if the device is heated [9–12]. The change of the temperature behavior of HCD was suggested to be due the change of the dominant mechanism of Si-H bond dissociation from the single-carrier to the multiple-carrier process coupled with the electron-electron scattering enhancing HCD [12, 13]. Until recently, this understanding was commonly accepted. On the other hand, several publications published in last years claim that this paradigm should be revisited. Indeed, several groups reported that there is no universal temperature behavior of HCD in nanoscale FETs and a same device can demonstrate opposite effects of temperature on characteristics of a FET subjected to HC stress, depending on a particular combination of stress voltages [14–17].

This intricacy translates itself to the problem of understanding how SH impacts HCD, leading to various research groups publishing contradicting results. Jin *et al.* [3], Liu *et al.* [18] and Rahman *et al.* [2] reported that SH accelerates HCD in p-channel FinFETs very strongly, while this impact is weak in n-channel devices [3]. On the other hand, Federspiel *et al.* [19] published a negative temperature dependence of HCD in their n-channel confined transistors with SH, therefore, weakening HCD. Finally, Prasad *et al.* [20] discussed that there is no unambiguous picture concerning the impact of SH on HCD and the net effect is determined by a device architecture and stress conditions.

The situation is made even more cumbersome, because although physical HCD models [21–23] and methods for SH modeling [24, 25] have already reached their maturity, they remain unconnected to each other. Therefore, a substantial number of models for HCD coupled with SH published so far are empirical and do not address the complex physics behind the interaction between HCD and SH [18, 26–28]. However, these approaches cannot be considered as predictive




Fig. 1.  $\Delta I_{d,\text{lin}}(t)$  degradation traces of the nFinFET for three stress conditions – experimental vs. modeling results. The simulated  $\Delta I_{d,\text{lin}}(t)$  curves were obtained also completely disregarding SH (labeled as “w/o SH”), without the impact of the temperature dependence of bond vibrational lifetime (“no  $\tau$  impact”), neglecting distortion of carrier DFs by SH (“no DF impact”), considering the impact of SH only on carrier transport but not on the thermal contribution to the rupture rate (“ $T$  is constant”), and using the full model (“full”).

because the dominant mechanism of HCD can change with varying stress voltages and device geometry [29, 30], as well as with temperature [14]. Empirical models cannot capture these peculiarities.

To understand this complex behavior we extend our HCD-SH model, which was verified to capture HCD data in p-channel NWFETs [31], to cover HCD in n-channel FinFETs.

## II. DEVICES AND EXPERIMENT

For model validation we use n-channel FinFETs and p-channel NWFETs.

nFinFETs have a gate length of  $L_G = 40$  nm, an operating voltage  $V_{\text{dd}}$  of 0.9 V (the threshold voltage  $V_{\text{th}}$  is  $\sim 0.4$  V), and




Fig. 2. The same as in Fig. 1 but with  $\Delta I_{d,\text{sat}}(t)$  for pNWFETs.

a gate stack made of  $\text{SiO}_2$  and  $\text{HfO}_2$  layers with an equivalent oxide thickness of 1.2 nm [32]. The FinFETs were subjected to hot-carrier stress under three combinations of gate and drain voltages ( $V_{\text{gs}}$  and  $V_{\text{ds}}$ ):  $V_{\text{gs}} = 1.7$  V,  $V_{\text{ds}} = 1.6$  V;  $V_{\text{gs}} = 1.8$  V,  $V_{\text{ds}} = 1.7$  V; and  $V_{\text{gs}} = 1.9$  V,  $V_{\text{ds}} = 1.8$  V. These combinations of stress voltages correspond to the worst-case conditions of hot-carrier degradation for short-channel devices, i.e.  $V_{\text{gs}} \sim V_{\text{ds}}$  [33–35]. Experiments were conducted at room temperature and for  $\sim 2$  ks. As the metric of HCD we measured changes of the linear drain current  $\Delta I_{d,\text{lin}}$  as a function of stress time  $t$ , see Fig. 1. The linear drain current current was sensed at  $V_{\text{ds}} = 50$  mV and  $V_{\text{gs}} = V_{\text{dd}}$ . Note that these changes are relative, i.e. normalized to the drain current measured in the pristine device:  $\Delta I_{d,\text{lin}}(t) = |I_{d,\text{lin}}(t) - I_{d,\text{lin}}(0)|/I_{d,\text{lin}}(0)$ .

The p-channel NWFETs have an  $L_G = 100$  nm, a  $V_{\text{dd}}$  of 0.9 V and a diameter of 9 nm; the gate stack comprises  $\text{SiO}_2$  and  $\text{HfO}_2$  films with thicknesses of 0.7 and 2.1 nm. The




Fig. 3. A schematic representation of our framework for consistent modeling of HCD coupled with SH. In the current implementation the heat flow equation solver (implemented in MiniMOS-NT) is used to obtain non-uniform distributions of lattice temperature, which are used in the BTE solver for carriers ViennaSHE. The most accurate description of HCD-SH requires a self-consistent solution of BTEs for carriers and phonons, which is computationally very expensive. Thus, in this modeling framework we evaluate a lattice temperature distribution and the corresponding set of carrier DFs only once.

pNWFETs were stressed at  $V_{gs} = -1.3$  V and three different values of  $V_{ds} = -1.3, -1.9,$  and  $-2.2$  V and for  $\sim 500$  s at room temperature. It is noteworthy that we stressed pNWFETs at the worst-case conditions only under one combination of voltages ( $V_{gs} = V_{ds} = 1.2$  V), other combinations correspond to  $V_{ds}$  higher than  $V_{gs}$ . We intentionally fixed the gate voltage value at a relatively low level of  $V_{gs} = -1.3$  V to exclude possible trapping of charge carriers by pre-existing oxide traps (this mechanism drives the intimately related phenomenon of bias temperature instability [36]). To assess HCD in the pNWFETs we recorded the saturation drain current change  $\Delta I_{d,sat}$  (which corresponds to  $V_{gs} = V_{ds} = V_{dd}$ ) vs. stress time, see Fig. 2.

Under certain conditions, trapping of non-equilibrium hot carriers can provide a significant contribution to degradation. This type of damage was suggested to contribute to HCD [16, 37, 38] as well as to so-called non-equilibrium bias temperature instability [39, 40]. However, the samples employed in the current study did not feature significant recovery of  $\Delta I_{d,lin}$  and  $\Delta I_{d,sat}$  changes [32, 41]. Thus, trapping of hot carriers by oxide traps is not considered here.

Let us finally emphasize that we do not aim at carrying out a comparison of performance and reliability behavior of Fin and NW FETs. Such a comparison was published by several groups [42–44] and is outside the scope of this work. Moreover, a direct comparison of hot-carrier induced behavior of n-channel FinFETs and p-channel NWFETs is not quite correct because (i) the devices have different dimensions ( $L_G = 40$  nm vs.  $L_G = 100$  nm) and HCD is known to become weaker in longer devices (given that stress conditions are same) [45] and (ii) typically HCD is weaker in p-channel FETs compared to that in their n-channel counterparts of a similar architecture [40].




Fig. 4. Non-uniform lattice temperature distributions calculated for the nFinFET stressed under  $V_{gs} = 1.9$  V,  $V_{ds} = 1.8$  V (top panel) and Si pNWFET under  $V_{gs} = -1.3$  V,  $V_{ds} = -1.9$  V (bottom panel). For the sake of visibility, we show only those semiconductor segments of transistors (channel, source/drain epi, etc.) which have interfaces with dielectric layers. It is important to emphasize that we solve the heat flow equation considering the entire device with corresponding boundary conditions applied to the gate, source, drain, and bulk contacts.

### III. THE MODELING FRAMEWORK

As the basis for the HCD-SH modeling framework (Fig. 3) we use our HCD model validated against HCD data over a wide class of devices including planar FETs [14, 46], FinFETs [45], and NWFETs [47, 48]. The model considers HCD to be driven by dissociation of Si-H bonds at the Si/SiO<sub>2</sub> interface via the stretching vibrational mode [49] with the activation energy of  $\sim 2.6$  eV [50, 51]. There are two mechanisms of this bond dissociation reaction, namely single- and multiple-carrier (SC- and MC-) mechanisms driven by hot and colder carriers, respectively [21, 52–54].

As we showed in our previous publications [14, 23, 46], the most probable scenario for bond dissociation in ultra-scaled FETs is via coupled SC- and MC-mechanisms, when the bond is first excited by the MC-mechanism to some intermediate level and then dissociated by a solitary hot carrier triggering the SC-process. This idea was also expressed

within the model developed by Randriamihaja *et al.* [55]. In modern ultra-scaled devices the operating voltage was reduced below 1.1 V and stress drain voltages are typically  $V_{ds} \leq 2.0$  V; therefore, the rate of SC-process driven by carriers with energies equal and higher than the Si-H bond breakage energy of 2.56-3.0 eV is very low [50, 51, 56, 57]. However, if the bond is first excited by several cold carriers (the MC-mechanism) the bond is weakened, i.e. the potential barrier separating this excited state and the state corresponding to the broken bond is reduced. Hence, the density of carriers with energies higher than this reduced potential barrier height can be substantially high. Following the concept developed within the Hess model [29, 52, 53, 58, 59], we consider the Si-H bonding potential to be parabolic with equidistantly spaced eigenstates in the quantum well. Therefore, we consider the bond-breakage events from all these bonded states and the corresponding rates are evaluated as superpositions of the SC-mechanism and the thermal activation rate modeled using the Arrhenius law (details are given in [23, 46]).

It is noteworthy that the Si-H bond has two vibrational modes, namely the stretching and bending modes, and hypothetically, the bond dissociation reaction can occur via each of them. However, the values of the activation energy for the bond breakage reaction via stretching and bending modes are substantially different, i.e. 2.56-3.0 eV for the stretching and 1.5-1.7 eV for the bending mode [49, 54]. Although some models for HCD consider the bond rupture reaction to be via the bending mode [54], in our model we assume that this reaction occurs via the stretching mode. There are two main arguments supporting this idea. First, experimental values of the Si-H bonding energy reported by several groups are within the range of 2.56-3.0 eV [50, 51, 56, 57] and these values are consistent with that typical for the stretching mode. Second, using first principles calculations with density functional theory [49] we found that in the case of the bending mode there is a reaction pathway connecting the primary energetical minimum (corresponding to the bonded configuration) with a secondary energetical minimum (which can correspond to removed hydrogen). However, this reaction does not result in additional energetical states in the band gap of Si and hence the Si-H bond remains intact and H relaxes back to the primary energetical minimum. As for the reaction pathway via the stretching mode, this reaction results in additional states in both halves of the Si band gap and this shape of the density-of-states is consistent with the idea that Si dangling bonds are amphoteric traps.

Evaluating the rates of the SC- and MC- mechanisms requires the carrier energy distribution functions (DFs), which – roughly – allow us to distinguish between hot and cold carriers and quantify the corresponding densities. To achieve this goal we use a deterministic Boltzmann transport equation solver ViennaSHE based on the spherical harmonics expansion method [60, 61] coupled to a solver of the lattice heat flow equation implemented in the device simulator MiniMOS-NT [62]. With MiniMOS-NT we obtain a non-uniform (due to self-heating) distribution of lattice temperature ( $T$ ), which is further used in ViennaSHE to compute carrier DFs evaluated taking SH into account. This is the first aspect of how SH

impacts HCD.

The second aspect is that the rate of the MC-mechanism depends on the vibrational lifetime  $\tau$  of the bond, which is a decreasing function of lattice temperature [63, 64], i.e. at higher  $T$  the excited bond equilibrates faster and this factor reduces the MC-process rate. Vibrational lifetime of the stretching mode at room temperature is  $\sim 1.5$  ns and the temperature dependence of this time over a wide  $T$  was obtained by Adrianov *et al.* [63, 64] using the quantum chemistry methods.

Finally, the bond rupture includes the thermal activation of the hydrogen from an excited bonded state to the transport mode and the corresponding rate has strong temperature acceleration. Obviously, self-heating can result in substantial increases in local temperature, thereby enhancing the rate of the thermal component of the bond rupture reaction.

Our modeling framework covers and consolidates all three aforementioned aspects. Let us emphasize that the most rigorous modeling of the mutual effect of hot-carrier degradation and self-heating should be based on self-consistent treatment of carrier and phonon transport. This is because energy dissipated by carriers impact phonon transport, thereby distorting the shape of the phonon energy distribution, which in turn, changes the carrier energy distribution. However, such treatment is a very challenging task, which was not tackled in this work.

For modeling of the degraded devices we use the device simulator MiniMOS-NT, which enables a simplified solution of the BTE with the drift-diffusion and energy transport schemes combined with the density gradient and improved modified local density approximation methods [65]. In principle, this modeling can be carried out with ViennaSHE but this would require much more extensive computational resources. Therefore, to substantially reduce computational burden for the degraded device modeling we employ MiniMOS-NT.

The impact of generated interface defects is twofold, i.e. they locally perturb the device electrostatic potential and scatter carriers, thereby reducing the carrier mobility and hence the transconductance and the drain current. Both aspects are covered by our simulation framework. Additional charges non-uniformly distributed along the Si/SiO<sub>2</sub> interface are included in the Poisson equation solved with MiniMOS-NT. As for mobility degradation, the impact of charged interface traps is modeled using the empirical equation [66, 67]:  $\mu_{\text{degr}} = \mu_0 / (1 + \alpha |N_{\text{it}}| \exp[-r/r_{\text{ref}}])$ , where  $\mu_{\text{degr}}$  is the coordinate dependent mobility in the degraded devices,  $\mu_0$  the mobility in the pristine FET,  $\alpha$  the parameter which controls the magnitude of the impact of  $N_{\text{it}}$  on the mobility,  $r$  the distance from the current point to the interface, and  $r_{\text{ref}}$  determined the characteristic range of mobility distortion. To calculate the mobility of the virgin device we use standard models [68] implemented in MiniMOS-NT within drift-diffusion and hydrodynamic models. Under different sensing conditions (e.g. when considering changes of linear and saturation drain currents) HCD can be constituted by different interrelations of electrostatic and mobility components of the damage. Our model was shown [47] to accurately capture  $\Delta I_{d,\text{lin}}(t)$ ,  $\Delta I_{d,\text{sat}}(t)$ , and  $V_{\text{th}}(t)$  dependences.




Fig. 5. Lattice temperature as a function of the lateral coordinate  $z$  (in the source-drain direction) at the semiconductor/dielectric interface plotted for the nFinFET (left panel) and pNWFET (right panel). For the Si nFinFET the cut is made in the middle of the top face of the fin, while NWFETs have cylindrical symmetry and exact values of the  $x, y$  coordinates are not important. Data are shown for all stress conditions.




Fig. 6. DFs evaluated with ViennaSHE with and without the impact of non-uniform lattice  $T$  distribution due to SH for electrons in nFinFET and  $V_{gs} = 1.7$  V,  $V_{ds} = 1.6$  V (left panel) and holes in pNWFET and  $V_{gs} = -1.3$  V,  $V_{ds} = -1.6$  V (right panel). DFs are plotted for three different positions at the semiconductor/oxide interface ( $z = 0$  corresponds to the source, while the drain is at  $z = L_G$ ).




Fig. 7. Interface trap density  $N_{it}(z)$  profiles for the nFinFET (left panel) and pNWFET (right panel). For the sake of better visibility, in case of pNWFETs we show  $N_{it}$  in a limited segment near the drain ( $z \in [80; 100]$  nm). In the same manner as for  $\Delta I_{d,lin}$  and  $\Delta I_{d,sat}$  changes in Figs. 1-2, we calculated  $N_{it}$  values disregarding one of the model components.

#### IV. RESULTS AND DISCUSSION

The obtained distributions of lattice temperature for both devices are shown in Fig. 4 and feature non-uniformly distributed  $T$  peaking near the drain. This is because carriers accelerated by the electric field need to travel some distance in the device to gain energy, which can be exchanged either with the lattice (increasing  $T$ ), or with the interface (triggering HCD). Therefore, localized nature of HCD and localization of SH have the same underlying physics. Fig. 5 presents line-cuts (the coordinate  $z$  corresponds to the source-drain direction) of the temperature distributions for both types of FETs and all combinations of stress voltages. Due to cylindrical symmetry of NWFETs these  $T(z)$  cuts are invariant with respect to changes in the coordinates  $x, y$  in the plane perpendicular to the source-drain direction. For FinFETs,  $T(z)$  profiles were obtained for the middle of the top face of the fin. In addition to the trends visible in Fig. 4, Fig. 5 shows that the increase of lattice temperature becomes more prominent at higher stress voltages. This is because at higher  $V_{ds}$  carriers are hotter, thereby dissipating more energy and making the SH effect stronger. A higher  $V_{gs}$  value leads to a higher carrier concentration and hence more pronounced self-heating. Let us finally emphasize that the peak temperature values reported in Fig. 4 and Fig. 5 are in the same range as experimental ones published in [69, 70].

Fig. 6 shows DFs for electrons in the nFinFET and holes in the pNWFET calculated by ViennaSHE, with and without the impact of SH. One can see that electron DFs (Fig. 6, left panel) are transformed by SH in a manner that their high-energy tails are suppressed. This trend is consistent with the idea that scattering mechanisms, whose rates are increasing functions of  $T$ , should depopulate the hot part of the carrier ensemble more effectively at elevated  $T$ . Quite to the contrary, hole DFs (Fig. 6, right panel) obtained for the pNWFET considering SH are shifted towards higher energies compared to those computed neglecting SH. We suppose that this is due to hole-phonon interactions, which can populate the high-energy part of the ensemble, see Abramo *et al.* [71].

We calibrated the HCD-SH model to reproduce  $\Delta I_{d,lin}(t)$  and  $\Delta I_{d,sat}(t)$  traces (Figs. 1-2). To analyze the importance of each of the aspects of the SH impact on HCD we calculated degradation traces and interface trap density profiles  $N_{it}(z)$  neglecting the corresponding contribution, see Figs. 1 and 2 and Fig. 7, respectively. Fig. 1 shows that neglecting the impact of SH on electron DFs in the nFinFET leads to overestimated  $\Delta I_{d,lin}$  values. This trend is consistent with Fig. 6. Quite trivially, if the SH impact on the thermal component of the bond rupture rate is neglected, HCD is underestimated. In n-channel FinFETs these two contributions compensate each other and therefore *our model can capture weak inhibition of HCD by SH in n-channel devices* (Fig. 1:  $\Delta I_{d,lin}$  changes obtained with the full model and neglecting SH are close to each other).

However, in the pNWFET (Fig. 2), neglecting SH results in underestimated  $\Delta I_{d,sat}$  values. Indeed, ignoring the impact of SH on DFs and on the thermal bond breakage rate both lead to weaker degradation changes and therefore do not compensate

each other, as it was in the case of the nFinFET. This is because in pNWFETs SH shifts DFs towards higher energies, thereby accelerating both MC- and SC- mechanisms (Fig. 6).

If the  $\tau(T)$  dependence is neglected,  $\Delta I_{d,lin}$  and  $\Delta I_{d,sat}$  values become slightly larger but this impact is relatively weak in both n- and p-channel devices. Note that the interface trap densities  $N_{it}$  calculated for both transistors (Fig. 7) confirm all peculiarities visible in Figs. 1 and 2.

Finally, we can conclude that *our framework can thoroughly model HCD coupled to SH*, i.e. represent  $\Delta I_{d,lin}(t)$  and  $\Delta I_{d,sat}(t)$  traces acquired on n- and p-channel devices.

#### V. CONCLUSIONS

We developed and validated a framework for consistent physical modeling of hot-carrier degradation coupled to self-heating. The impact of SH includes three aspects: (i) perturbation of carrier transport due to non-uniformly distributed lattice temperature, (ii) acceleration of the thermal component of bond rupture, and (iii) suppression of the multiple-carrier mechanism of bond dissociation due to shortening of bond vibrational lifetime at higher  $T$ . Our approach to HCD-SH modeling consolidates all these aforementioned aspects within a single computational framework, which was validated against HCD data acquired on n-channel FinFETs and p-channel NWFETs and the importance of the three aforementioned aspects was analyzed.

This analysis has shown that in n-channel devices self-heating and non-uniformly distributed lattice temperature impact carrier energy distribution functions in a manner that the high-energetical part of the carrier ensemble is suppressed. Quite to the contrary, in p-channel transistors SH slightly shifts carrier energy DFs towards higher energies. Trivially, at elevated (due to SH) temperatures, the thermal component of Si-H bond rupture becomes stronger and therefore enhances HCD. As for vibrational lifetime shortening at higher temperatures, this effect, is although discernible, impacting HCD weakly. To summarize, in n-channel FinFETs the aspects (i) and (ii) compensate each other and their cumulative effect results in a slight inhibition of HCD due to SH. In contrast, in p-channel NWFETs these two factors of the SH impact on HCD enhance hot-carrier degradation.

Therefore, we conclude that our model can capture the opposite impacts of SH on HCD in n- and p-channel confined transistor structures and accurately represent changes of the device characteristics.

#### REFERENCES

- [1] S. Ramey, A. Ashutosh, C. Auth, J. Clifford, M. Hattendorf, J. Hicks, R. James, A. Rahman, V. Sharma, A. S. Amour, and C. Wiegand, "Intrinsic transistor reliability improvements from 22nm tri-gate technology," in *2013 IEEE International Reliability Physics Symposium (IRPS)*, April 2013, pp. 4C.5.1–4C.5.5.
- [2] A. Rahman, J. Dacuna, P. Nayak, G. Leatherman, and S. Ramey, "Reliability Studies of a 10nm High-performance and Low-power CMOS Technology Featuring 3rd Generation FinFET and 5th Generation HK/MG," in *2018 IEEE International Reliability Physics Symposium (IRPS)*, March 2018, pp. 6F.4–1–6F.4–6.
- [3] M. Jin, C. Liu, J. Kim, J. Kim, S. Choo, Y. Kim, H. Shim, L. Zhang, K. j. Nam, J. Park, S. Pae, and H. Lee, "Hot carrier reliability characterization in consideration of self-heating in FinFET technology," in *2016 IEEE International Reliability Physics Symposium (IRPS)*, April 2016, pp. 2A–2–1–2A–2–5.

- [4] P. Paliwoda, Z. Chbili, A. Kerber, T. Nigam, K. Nagahiro, S. Cimino, M. Toledano-Luque, L. Pantisano, B. W. Min, and D. Misra, "Self-Heating Effects on Hot Carrier Degradation and Its Impact on Logic Circuit Reliability," *IEEE Transactions on Device and Materials Reliability*, vol. 19, no. 2, pp. 249–254, June 2019.
- [5] F.-C. Hsu and K.-Y. Chu, "Temperature Dependence of Hot-Electron Induced Degradation in MOSFETs," *IEEE Electron Device Letters*, vol. 5, no. 5, pp. 148–150, 1984.
- [6] M. Song, K. MacWilliams, and C. Woo, "Comparison of NMOS and PMOS Hot Carrier Effects from 300 to 77 K," *IEEE Transactions Electron Devices*, vol. 44, no. 2, pp. 268–276, 1997.
- [7] A. Bravaix, D. Goguenheim, N. Revil, E. Vincent, M. Varrot, and P. Mortini, "Analysis of High Temperatures Effects on Performance and Hot-Carrier Degradation in DC/AC Stressed 0.35  $\mu\text{m}$  n-MOSFETs," *Microel. Reliab.*, vol. 39, no. 1, pp. 35–44, 1999.
- [8] C. Lin, S. Biesemans, L. Han, K. Houlihan, T. Schiml, K. Schrufer, C. Wann, and R. Markhopf, "Hot Carrier Reliability for 0.13  $\mu\text{m}$  CMOS Technology with Dual Gate Oxide Thickness," in *Proc. International Electron Devices Meeting (IEDM)*, 2000, pp. 135–138.
- [9] M. Jo, S. Kim, C. Cho, M. Chang, and H. Hwang, "Gate Voltage Dependence on Hot Carrier Degradation at an Elevated Temperature in a Device with Ultrathin Silicon Oxynitride," *Appl. Phys. Lett.*, vol. 94, no. 5, pp. 053 505–1–053 505–3, 2009.
- [10] E. Amat, T. Kauerauf, R. Degraeve, R. Rodriguez, M. Nafria, X. Aymerich, and G. Groeseneken, "Channel Hot-Carrier Degradation in pMOS and nMOS Short Channel Transistors with High-K Dielectric Stack," *Microelectronics Engineering*, vol. 87, no. 1, pp. 47–50, 2010.
- [11] E. Amat, T. Kauerauf, R. Rodriguez, M. Nafria, X. Aymerich, and G. Groeseneken, "A Comprehensive Study of Channel Hot-carrier Degradation in Short Channel MOSFETs with High-k Dielectrics," *Microelectronics Engineering*, vol. 103, no. 3, pp. 144–149, 2013.
- [12] A. Bravaix, V. Huard, D. Goguenheim, and E. Vincent, "Hot-Carrier to Cold-Carrier Device Lifetime Modeling with Temperature for Low power 40nm Si-Bulk NMOS and PMOS FETs," in *Proc. International Electron Devices Meeting (IEDM)*, 2011, pp. 622–625.
- [13] S. E. Rauch and G. L. Rosa, "The energy-driven paradigm of NMOS-FET hot-carrier effects," *IEEE Transactions on Device and Materials Reliability*, vol. 5, no. 4, pp. 701–705, Dec 2005.
- [14] S. Tyaginov, M. Jech, J. Franco, P. Sharma, B. Kaczer, and T. Grasser, "Understanding and Modeling the Temperature Behavior of Hot-Carrier Degradation in SiON nMOSFETs," *IEEE Electron Device Letters*, vol. 37, no. 1, pp. 84–87, Jan 2016.
- [15] Z. Yu, R. Wang, P. Hao, S. Guo, P. Ren, and R. Huang, "Non-Universal Temperature Dependence of Hot Carrier Degradation (HCD) in FinFET: New Observations and Physical Understandings," in *2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM)*, 2018, pp. 34–36.
- [16] R. Wang, Z. Yu, J. Zhang, Z. Sun, Z. Zhang, and R. Huang, "Understanding Hot Carrier Degradation and Variation in FinFET Technology," pp. 1–4, 2020.
- [17] A. Grill, E. Bury, J. Michl, S. Tyaginov, D. Linten, T. Grasser, B. Parvais, B. Kaczer, M. Waltl, and I. Radu, "Reliability and Variability of Advanced CMOS Devices at Cryogenic Temperatures," in *Proc. International Reliability Physics Symposium (IRPS)*, 2020, in press, pp. 5C.3.1–5C.3.1.6.
- [18] S. E. Liu, J. S. Wang, Y. R. Lu, D. S. Huang, C. F. Huang, W. H. Hsieh, J. H. Lee, Y. S. Tsai, J. R. Shih, Y. H. Lee, and K. Wu, "Self-Heating Effect in FinFETs and its Impact on Devices Reliability Characterization," in *2014 IEEE International Reliability Physics Symposium*, June 2014, pp. 4A.4.1–4A.4.4.
- [19] X. Federspiel, G. Torrente, W. Arfaoui, F. Cacho, and V. Huard, "Temperature Sense Effect in HCI Self-Heating de Convolution: Application to 28nm FDSOI," in *2016 IEEE International Reliability Physics Symposium (IRPS)*, 2016, pp. XT-09–1–XT-09–4.
- [20] C. Prasad, S. Ramey, and L. Jiang, "Self-Heating in Advanced CMOS Technologies," in *2017 IEEE International Reliability Physics Symposium (IRPS)*, 2017, pp. 6A–4.1–6A–4.7.
- [21] A. Bravaix, C. Guerin, V. Huard, D. Roy, J. Roux, and E. Vincent, "Hot-carrier Acceleration Factors for Low Power Management in DC-AC Stressed 40nm NMOS Node at High Temperature," in *Proc. International Reliability Physics Symposium (IRPS)*, 2009, pp. 531–546.
- [22] S. Reggiani, G. Barone, S. Poli, E. Gnani, A. Gnudi, G. Baccarani, M. Y. Chuang, W. Tian, and R. Wise, "TCAD Simulation of Hot-Carrier and Thermal Degradation in STI-LDMOS Transistors," *IEEE Transactions on Electron Devices*, vol. 60, no. 2, pp. 691–698, Feb 2013.
- [23] S. Tyaginov, M. Bina, J. Franco, Y. Wimmer, D. Osintsev, B. Kaczer, and T. Grasser, "A Predictive Physical Model for Hot-Carrier Degradation in Ultra-Scaled MOSFETs," in *Proc. Simulation of Semiconductor Processes and Devices (SISPAD)*, 2014, pp. 89–92.
- [24] E. Pop, S. Sinha, and K. E. Goodson, "Heat Generation and Transport in Nanometer-Scale Transistors," *Proceedings of the IEEE*, vol. 94, no. 8, pp. 1587–1601, Aug 2006.
- [25] J. Maassen and M. Lundstrom, "A simple Boltzmann Transport Equation for Ballistic to Diffusive Transient Heat Transport," *Journal of Applied Physics*, vol. 117, no. 13, p. 135102, 2015. [Online]. Available: <https://doi.org/10.1063/1.4916245>
- [26] M. A. Alam, B. K. Mahajan, Y. Chen, W. Ahn, H. Jiang, and S. H. Shin, "A Device-to-System Perspective Regarding Self-Heating Enhanced Hot Carrier Degradation in Modern Field-Effect Transistors: A Topical Review," *IEEE Transactions on Electron Devices*, vol. 66, no. 11, pp. 4556–4565, Nov 2019.
- [27] S. Mittl and F. Guarín, "Self-Heating and its Implications on Hot Carrier Reliability Evaluations," in *2015 IEEE International Reliability Physics Symposium*, April 2015, pp. 4A.4.1–4A.4.6.
- [28] J. M. Roux, X. Federspiel, D. Roy, and P. Abramowitz, "Correction of Self-Heating for HCI Lifetime Prediction," in *2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual*, April 2007, pp. 281–287.
- [29] K. Hess, A. Haggag, W. McMahon, K. Cheng, J. Lee, and J. Lyding, "The Physics of Determining Chip Reliability," *IEEE Circuits and Devices Magazine*, vol. 17, no. 3, pp. 33–38, May 2001.
- [30] D. Varghese, M. A. Alam, and B. Weir, "A generalized, IB-independent, physical HCI lifetime projection methodology based on universality of hot-carrier degradation," in *2010 IEEE International Reliability Physics Symposium*, May 2010, pp. 1091–1094.
- [31] S. Tyaginov, A. Makarov, A. Chasin, E. Bury, M. Vandemaele, M. Jech, A. Grill, A. De Keersgieter, D. Linten, and B. Kaczer, "The Impact of Self-Heating and its Implications on Hot-Carrier Degradation – A Modeling Study," *Microelectronics Reliability*, vol. 122, p. 114156, 2021. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0026271421001220>
- [32] A. Chasin, J. Franco, R. Ritzenthaler, G. Hellings, M. Cho, Y. Sasaki, A. Subirats, P. Roussel, B. Kaczer, D. Linten, N. Horiguchi, G. Groeseneken, and A. Thean, "Hot-Carrier Analysis on nMOS Si FinFETs with Solid Source Doped Junction," in *2016 IEEE International Reliability Physics Symposium (IRPS)*, April 2016, pp. 4B.4–1 – 4B.4–6.
- [33] E. Li, E. Rosenbaum, J. Tao, G.-F. Yeap, M. Lin, and P. Fang, "Hot-carrier Effects in nMOSFETs in 0.1  $\mu\text{m}$  CMOS Technology," in *Proc. International Reliability Physics Symposium (IRPS)*, 1999, pp. 253–258.
- [34] Z. Chen, X. Ji, F. Yan, Y. Shi, Y. Song, J. Wu, and Q. Guo, "Worst Case Stress Conditions for Hot Carrier Degradation with Technology Nodes from 0.35 $\mu\text{m}$  to 45nm," *ECS Transactions*, vol. 44, no. 1, pp. 1151–1155, 2012. [Online]. Available: <http://ecst.ecsdl.org/content/44/1/1151.abstract>
- [35] D. S. Ang, T. W. H. Phua, H. Liao, and C. H. Ling, "High-energy tail electrons as the mechanism for the worst-case hot-carrier stress degradation of the deep submicrometer N-MOSFET," *IEEE Electron Device Letters*, vol. 24, no. 7, pp. 469–471, July 2003.
- [36] T. Grasser, B. Kaczer, W. Gös, H. Reisinger, T. Aichinger, P. Hehenberger, P.-J. Wagner, J. Franco, M. Toledano-Luque, and M. Nelhiebel, "The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction-Diffusion to Switching Oxide Traps," *IEEE Transactions on Electron Devices*, vol. 58, no. 11, pp. 3652–3666, 2011.
- [37] Z. Yu, J. Zhang, R. Wang, S. Guo, C. Liu, and R. Huang, "New insights into the hot carrier degradation (HCD) in FinFET: New observations, unified compact model, and impacts on circuit reliability," in *2017 IEEE International Electron Devices Meeting (IEDM)*, 2017, pp. 7.2.1–7.2.4.
- [38] Z. Yu, Z. Zhang, Z. Sun, R. Wang, and R. Huang, "On the Trap Locations in Bulk FinFETs After Hot Carrier Degradation (HCD)," *IEEE Transactions on Electron Devices*, vol. 67, no. 7, pp. 3005–3009, 2020.
- [39] B. Ullmann, M. Jech, S. Tyaginov, M. Waltl, Y. Illarionov, A. Grill, K. Puschkarsky, H. Reisinger, and T. Grasser, "The impact of mixed negative bias temperature instability and hot carrier stress on single oxide defects," in *2017 IEEE International Reliability Physics Symposium (IRPS)*, April 2017, pp. XT-10.1–XT-10.6.
- [40] M. Jech, B. Ullmann, G. Rzepa, S. Tyaginov, A. Grill, M. Waltl, D. Jabs, C. Jungemann, and T. Grasser, "Impact of Mixed Negative Bias Temperature Instability and Hot Carrier Stress on MOSFET Characteristics—Part II: Theory," *IEEE Transactions on Electron Devices*, vol. 66, no. 1, pp. 241–248, Jan 2019.
- [41] A. Chasin, E. Bury, J. Franco, B. Kaczer, M. Vandemaele, H. Arimura, E. Capogreco, L. Witters, R. Ritzenthaler, H. Mertens, N. Horiguchi, and D. Linten, "Understanding the intrinsic reliability behavior of  $n$ - $/p$ -Si and  $p$ -Ge nanowire FETs utilizing degradation maps," in *2018*

- IEEE International Electron Devices Meeting (IEDM)*, Dec 2018, pp. 34.1.1–34.1.4.
- [42] H. Kim, Y. Seo, I. Myong, M. Kim, M. Kang, and H. Shin, “Comparison for Performance and Reliability Between Nanowire FET and FinFET versus Technology Node,” *Journal of Nanoscience and Nanotechnology*, vol. 17, pp. 7227–7230, 2017.
- [43] D. Nagy, G. Indalecio, A. J. Garca-Loureiro, M. A. Elmessary, K. Kalna, and N. Seoane, “FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability,” *IEEE Journal of the Electron Devices Society*, vol. 6, pp. 332–340, 2018.
- [44] R. Yerragopu, D. P. A. Priya, and J. K. Kasthuribha, “Modeling, Optimization and Comprehensive Comparative Analysis of 7nm FinFET and 7nm GAAFET Devices,” *AIP Conference Proceedings*, vol. 2277, no. 1, p. 020003, 2020. [Online]. Available: <https://aip.scitation.org/doi/abs/10.1063/5.0027162>
- [45] A. Makarov, S. E. Tyaginov, B. Kaczer, M. Jech, A. Chasin, A. Grill, G. Hellings, M. I. Vexler, D. Linten, and T. Grasser, “Hot-Carrier Degradation in FinFETs: Modeling, Peculiarities, and Impact of Device Topology,” in *2017 IEEE International Electron Devices Meeting (IEDM)*, Dec 2017, pp. 13.1.1–13.1.4.
- [46] S. Tyaginov, M. Bina, J. Franco, D. Osintsev, O. Triebel, B. Kaczer, and T. Grasser, “Physical Modeling of Hot-Carrier Degradation for Short- and Long-Channel MOSFETs,” in *Proc. International Reliability Physics Symposium (IRPS)*, 2014, pp. XT.16–1–16–8.
- [47] M. Vandemaele, B. Kaczer, S. Tyaginov, Z. Stanojevic, A. Makarov, A. Chasin, E. Bury, H. Mertens, D. Linten, and G. Groeseneken, “Full ( $V_g$ ,  $V_d$ ) Bias Space Modeling of Hot-Carrier Degradation in Nanowire FETs,” in *2019 IEEE International Reliability Physics Symposium (IRPS)*, March 2019, pp. 1–7.
- [48] S. Tyaginov, A.-M. El-Sayed, A. Makarov, A. Chasin, H. Arimura, M. Vandemaele, M. Jech, E. Capogreco, L. Witters, A. Grill, A. De Keersgieter, G. Eneman, D. Linten, and B. Kaczer, “Understanding and Physical Modeling Superior Hot-Carrier Reliability of Ge pNWFETs,” in *2019 IEEE International Electron Devices Meeting (IEDM)*, 2019, pp. 21.3.1–21.3.4.
- [49] M. Jech, A.-M. El-Sayed, S. Tyaginov, A. L. Shluger, and T. Grasser, “*Ab initio* treatment of silicon-hydrogen bond rupture at Si/SiO<sub>2</sub> interfaces,” *Phys. Rev. B*, vol. 100, p. 195302, Nov 2019. [Online]. Available: <https://link.aps.org/doi/10.1103/PhysRevB.100.195302>
- [50] K. Brower, “Dissociation Kinetics of Hydrogen-Passivated (111)Si-SiO<sub>2</sub> Interface Defects,” *Physical Review B*, vol. 42, no. 6, pp. 3444–3454, 1990.
- [51] K. L. Brower and S. M. Myers, “Chemical kinetics of hydrogen and (111) SiSiO<sub>2</sub> interface defects,” *Applied Physics Letters*, vol. 57, no. 2, pp. 162–164, 1990. [Online]. Available: <https://doi.org/10.1063/1.103971>
- [52] W. McMahon, K. Matsuda, J. Lee, K. Hess, and J. Lyding, “The Effects of a Multiple Carrier Model of Interface States Generation of Lifetime Extraction for MOSFETs,” in *Proc. International Conference on Modeling and Simulation of Microsystem*, vol. 1, 2002, pp. 576–579.
- [53] W. McMahon, A. Haggag, and K. Hess, “Reliability Scaling Issues for Nanoscale Devices,” *IEEE Trans. Nanotech.*, vol. 2, no. 1, pp. 33–38, 2003.
- [54] C. Guerin, V. Huard, and A. Bravaix, “General Framework about Defect Creation at the Si/SiO<sub>2</sub> Interface,” *Journal of Applied Physics*, vol. 105, pp. 114 513–1–114 513–12, 2009.
- [55] Y. Randriamihaja, X. Federspiel, V. Huard, A. Bravaix, and P. Palestri, “New Hot Carrier Degradation Modeling Reconsidering the Role of EES in Ultra Short n-channel MOSFETs,” in *Proc. International Reliability Physics Symposium (IRPS)*, 2013, pp. 1–5.
- [56] A. Stesmans, “Revision of H<sub>2</sub> Passivation of P<sub>2</sub> Interface Defects in Standard (111)Si/SiO<sub>2</sub>,” *Applied Physics Letters*, vol. 68, no. 19, pp. 2723–2725, 1996.
- [57] —, “Passivation of P<sub>b0</sub> and P<sub>b1</sub> Interface Defects in Thermal (100) Si/SiO<sub>2</sub> with Molecular Hydrogen,” *Appl. Phys. Lett.*, vol. 68, no. 15, pp. 2076–2078, 1996.
- [58] K. Hess, L. Register, B. Tuttle, J. Lyding, and I. Kizilyalli, “Impact of Nanostructure Research on Conventional Solid-State Electronics: the Giant Isotope Effect in Hydrogen Desorption and CMOS Lifetime,” *Physica E*, vol. 3, pp. 1–7, 1998.
- [59] K. Hess, B. Tuttle, F. Register, and D. Ferry, “Magnitude of the Threshold Energy for Hot Electron Damage in Metal-Oxide-Semiconductor Field Effect Transistors by Hydrogen Desorption,” *Appl. Phys. Lett.*, vol. 75, no. 20, pp. 3147–3149, 1999.
- [60] K. Rupp, T. Grasser, and A. Jungel, “On the Feasibility of Spherical Harmonics Expansions of the Boltzmann Transport Equation for Three-Dimensional Device Geometries,” in *2011 International Electron Devices Meeting*, Dec 2011, pp. 34.1.1–34.1.4.
- [61] K. Rupp, C. Jungemann, S.-M. Hong, M. Bina, T. Grasser, and A. Jungel, “A Review of Recent Advances in the Spherical Harmonics Expansion Method for Semiconductor Device Simulation,” *Journal of Computational Electronics*, vol. 15, no. 3, pp. 939–958, Sep 2016. [Online]. Available: <https://doi.org/10.1007/s10825-016-0828-z>
- [62] T. B. Stockinger, K. Dragosits, T. Grasser, R. Klima, M. Knaipp, H. Kosina, R. Mlekus, V. Palankovski, M. Rottinger, G. Schrom, S. Selberherr, and M., *MINIMOS-NT User’s Guide*, Institut für Mikroelektronik, 1998.
- [63] I. Andrianov and P. Saalfrank, “Vibrational Relaxation Rates for H on a Si(1 0 0):(2x1) Surface: a Two-Dimensional Model,” *Chemical Physics Letters*, vol. 350, no. 3–4, pp. 191–197, 2001. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0009261401013045>
- [64] —, “Theoretical Study of Vibration-Phonon Coupling of H Adsorbed on a Si(100) Surface,” *The Journal of Chemical Physics*, vol. 124, no. 3, pp. 034 710–1–034 710–10, 2006.
- [65] C. Jungemann, C. Dong Nguyen, B. Neinhues, and B. Meinerzhagen, “Improved Modified Local Density Approximation for Modeling of Size Quantization in NMOSFETs,” in *2001 International Conference on Modeling and Simulation of Microsystems - MSM 2001*, 01 2001, pp. 458–461.
- [66] A. G. Prakash, S. Ke, and K. Siddappa, “High-energy radiation effects on subthreshold characteristics, transconductance and mobility of n-channel MOSFETs,” *Semicond. Sci. Technol.*, vol. 18, no. 12, pp. 1037–1042, 2003.
- [67] H.-S. Wong, M. White, J. Krutsick, and R. Booth, “Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFETs,” *Solid-State Electron.*, vol. 30, no. 9, pp. 953–958, 1987.
- [68] T. Grasser, K. Tsuneno, S. Selberherr, and H. Masuda, “Mobility Parameter Tuning for Device Simulation,” in *28th European Solid-State Device Research Conference*, Sep. 1998, pp. 336–339.
- [69] E. Bury, B. Kaczer, P. Roussel, R. Ritzenthaler, K. Raleva, D. Vasileska, and G. Groeseneken, “Experimental Validation of Self-Heating Simulations and Projections for Transistors in Deeply Scaled Nodes,” in *2014 IEEE International Reliability Physics Symposium*, June 2014, pp. XT.8.1–XT.8.6.
- [70] E. Bury, B. Kaczer, J. Mitard, N. Collaert, N. S. Khatami, Z. Ak-samija, D. Vasileska, K. Raleva, L. Witters, G. Hellings, D. Linten, G. Groeseneken, and A. Thean, “Characterization of self-heating in high-mobility Ge FinFET pMOS devices,” in *2015 Symposium on VLSI Technology (VLSI Technology)*, 2015, pp. T60–T61.
- [71] A. Abramo, C. Fiegna, and F. Venturi, “Hot Carrier Effects in Short MOSFETs at Low Applied Voltages,” in *Proceedings of International Electron Devices Meeting*, 1995, pp. 301–304.