

0018-9383 © 2021 IEEE.

M. Vandemaele, J. Franco, S. Tyaginov, G. Groeseneken and B. Kaczer, "Modeling of Repeated FET Hot-Carrier Stress and Anneal Cycles Using Si-H Bond Dissociation/Passivation Energy Distributions," in IEEE Transactions on Electron Devices, vol. 68, no. 4, pp. 1454-1460, April 2021, doi: 10.1109/TED.2021.3061025. (<https://ieeexplore.ieee.org/document/9369907>)

Modeling of repeated FET hot-carrier stress and anneal cycles using Si-H bond dissociation/passivation energy distributions

Michiel Vandemaele, Jacopo Franco, Stanislav Tyaginov, Guido Groeseneken, and Ben Kaczer

Abstract—We report measurements of multiple hot-carrier (HC) stress and high-temperature anneal cycles repeated on the same nFETs fabricated in a commercial 40 nm bulk CMOS technology. We model this cycled HC degradation anneal assuming Si-H bond breakage during stress and bond passivation during anneal, with the bond dissociation and passivation energies following a bivariate Gaussian distribution. Our model can describe multiple stress and anneal time scenarios well using a single parameter set and provides insights into the recovery behavior of HC-induced defects. We find no correlation between bond dissociation and passivation energies and observe that the repeated HC stress and anneal cycles suppress the low energies from the distribution of bond passivation energies, changing its shape from the Gaussian to a non-Gaussian form.

Index Terms—Bulk CMOS technology, high temperature anneal, hot-carrier degradation, poly-Si heater, recovery, Si-H bond

I. INTRODUCTION

RECENTLY, hot-carrier degradation (HCD) regained attention because it becomes increasingly detrimental in the latest technology nodes, where devices continue to scale while the supply voltage remains approximately constant [1], [2]. HCD arises when a transistor is biased with high voltage on the drain. In this situation, carriers can gain large energy from the high drain electric field. During collisions with the semiconductor/insulator interface, these hot-carriers (HCs) create defects (broken Si-H bonds, i.e. P_b -centers), leading to FET degradation.

At room temperature, HCD is quasi-permanent. However, it is known that part of the degradation can be recovered by exposing the transistors to a high-temperature treatment. This HCD anneal has been widely studied in the past using different heat sources: *i*) a furnace or heated chuck [3]–[7], *ii*) an external microheater stacked [8] or monolithically

integrated [9] on a chip, *iii*) self-heat originating from currents in the transistor [10]–[12] and *iv*) poly-Si heaters [13], [14].

Two motivations for HCD anneal studies can be distinguished. The first one is to extend device and circuit lifetime by curing the damage, e.g. in view of self-healing electronics. The focus here is on optimizing the curing process (heater voltage/power and time) [10], [12]. The second motivation is to use HCD anneal to probe and study the defects induced by HCs. Using the model of Stesmans [15], Pobegen *et al.* [13] and later de Jong *et al.* [6] linked recovery of HCD during anneal to a passivation of P_b -defects with molecular H_2 . The important implication of this research was that the passivation energy of HC-induced defects is not single valued, but follows a Gaussian distribution, caused by the underlying distribution in atomic defect configurations. Furthermore, in our previous work [14], we observed that negative gate bias improves HCD anneal and explained this using the dependence of the passivation of P_b -defects on their charge state.

Repeated HC stress and anneal measurements (= cycled HCD anneal) are of special interest for self-healing electronics, since the purpose of self-healing is to reuse a device after anneal. Many HCD anneal studies apply a single stress phase followed by a single anneal phase to the same device, while results of cycled HCD anneal measurements are more sparse. Annunziata *et al.* [3] and de Jong *et al.* [5] presented one such measurement of 3 and 4 cycles respectively, but without a model. Lee *et al.* [10] reported repeated HC-induced sub-threshold slope degradation and recovery up to 10 cycles, also without a model.

The objective of this work was to measure and model FET behavior under cycled HCD anneal for different stress and anneal time scenarios. Section II discusses the chip and measurement procedure which was used, followed by a description of the model in section III. Section IV presents and analyzes the results and section V summarizes the conclusions.

II. EXPERIMENTAL

We first describe the studied chip and the measurement procedures and then list possible sources of measurement error.

A. Chip and measurements

The devices-under-test (DUTs) are planar nFETs with gate length $L = 0.04 \mu\text{m}$ and device width $W = 3.84 \mu\text{m}$.

M. Vandemaele is supported by a PhD Fellowship of the Research Foundation - Flanders (Belgium) (application number 11A3621N). Part of this work was supported by the Austrian Science Fund (FWF) under grant P31204-N30.

M. Vandemaele and G. Groeseneken are with KU Leuven and imec, both in Leuven, Belgium (e-mail: michiel.vandemaele@imec.be).

J. Franco and B. Kaczer are with imec, Leuven, Belgium.

S. Tyaginov is with imec, Leuven, Belgium; TU Wien, Vienna, Austria and A. F. Ioffe Physical-Technical Institute, St.-Petersburg, Russia.

The DUTs are arranged into arrays on a chip fabricated in a commercial 40 nm bulk CMOS technology and originally designed for studies of physically-unclonable function (PUF) [16] (Fig. 1). The threshold voltage V_{th} of the DUTs is 0.5 V and their nominal operating voltage is $V_{dd} = 1$ V. The longer gate lengths present on the chip are not used in this work.

Poly-Si heaters integrated on the chip allow to heat up the chip fast ($\Delta t \sim 10$ ms) to temperatures $\Delta T \sim 300$ K above the chuck temperature [17]. The temperature increase depends on the heater power and was calibrated using a dedicated on-chip diode [16]. This calibration entails measuring the voltage difference needed to force two fixed currents through the diode *i*) at different chuck temperatures for zero heater power and *ii*) at different heater powers for the chuck at room temperature. The voltage difference of the diode depends linearly on temperature [17] and is then used to relate the temperature increase of the chip to the heater power. We did not observe a spatial gradient in the change in threshold voltage of unstressed FETs on a fresh chip when heating the chip to two temperatures using the poly-Si heaters. Therefore we assess the temperature profile as uniform over the different FETs. The temperature stays approximately constant over the time of the measurement, as assessed from the stability of the heater current.

The methodology used here to measure HCD and HCD anneal on the PUF chip was established in our previous work [14] in which we investigated the influence of gate bias on HCD anneal. Since we found in our previous work that negative gate bias applied during the anneal leads to more HCD recovery, we used the most negative $V_{gs,anneal} = -0.7$ V for the cycled HCD anneal measurements. The nominal stress voltages are always $V_{g,stress} = 1$ V and $V_{d,stress} = 2$ V and the stress temperature $T_{stress} = 25$ °C. The stress drain voltage was chosen as high as possible taking into account that it is limited to a fixed value above the V_{dd} of the chip in order not to apply to much forward bias to some of the bulk-source junctions in the pass gates on the chip. The selected gate voltage results in the highest degradation for the given drain voltage and does not exceed the nominal V_{dd} of the technology to minimize the contribution of pBTI (positive bias temperature instability) in the measurements. Different stress and anneal time scenarios were applied for the cycled HCD anneal as summarized in Table I.

For every device, the threshold voltage V_{th} in the linear mode ($V_{d,sense} = 0.05$ V) is calculated using the linear extrapolation method [18] at time-0. The linear V_{th} at later times, as well as the V_{th} in saturation ($V_{d,sense} = 0.9$ V) and saturation reverse ($V_{s,sense} = 0.9$ V) mode, are then extracted using the constant current method [18] at the current of the linear time-0 V_{th} . The mobility is obtained from an EKV fit [19] on the $I-V$ in linear mode, taking into account the series resistance at each time point during the measurement. All shifts are referenced to the time-0 curve of the first cycle.

B. Sources of error

The PUF chip was originally not designed for HCD anneal measurements. The following non-idealities of the system can




Fig. 1. Circuit schematics of the chip used for the repeated hot-carrier degradation (HCD) anneal measurements. The devices-under-test (nFETs, see red dashed boxes) are repeated 16 times (see bit line (bl) number). Only the shortest gate length ($L_g = 40$ nm) is measured. Right: micrograph (top) and layout (bottom) of the chip. (Fig. from [14])

TABLE I

OVERVIEW OF THE DIFFERENT CYCLED HCD ANNEAL MEASUREMENTS PERFORMED IN THIS STUDY. THE ANNEAL TEMPERATURE T_{ANNEAL} WAS THE SAME IN ALL CYCLES OF ONE MEASUREMENT AND EACH MEASUREMENT WAS THEN REPEATED FOR THE DIFFERENT T_{ANNEAL} AS INDICATED IN THE LAST COLUMN.


Scenario (t_{stress} \\ t_{anneal})	# of cycles (-)	t_{stress} (s) (top) t_{anneal} (s) (bottom) (cycle 1, 2, 3, 4)	T_{anneal} (°C)
constant \\ constant	4	3×10^3 (4x) 3×10^3 (4x)	140*, 180, 230
constant \\ constant	4	1×10^4 (4x) 3×10^3 (4x)	140*, 180, 230
increasing \\ constant	4	120, 1200, 10 000, 35 000 1×10^4 (4x)	25, 140, 180, 230
constant \\ increasing	3	3×10^3 (3x) 120, 1100, 7800	140, 180, 230
decreasing \\ constant	4	35 000, 10 000, 1200, 120 1×10^4 (4x)	140

* This T_{anneal} was repeated once for $t_{anneal} = 1 \times 10^4$ s (4x) instead of $t_{anneal} = 3 \times 10^3$ s (4x) (t_{stress} unchanged).

therefore increase the variability of the results. Each DUT has a full pass gate (PG) on its source and drain (Fig. 1). Since the whole chip sees the temperature increase during the anneal, the PGs experience high temperature while under bias and can potentially degrade during the measurement. To avoid possible effects of PG degradation, we optimized the measurement procedure as explained in [14]: *i*) we increased the chip V_{dd} to 1.5 V during $I-V$ readout to have a higher overdrive on the PGs to overcome PG degradation, *ii*) we focused on the evolution of the threshold voltage in the measurement instead of on the evolution of the on-current since the former metric is less sensitive to the PGs, *iii*) we monitored the voltage drop over the pass gates at every time step in the measurement using the sense lines on the chip and took the PG series resistance into account when calculating the FET mobility and *iv*) we decreased the chip V_{dd} to 0.7 V during the anneal. For the same reason, also the periphery (shift registers) of the chip might degrade during the anneal. Being digital logic, these subcircuits can however tolerate more degradation.

III. MODEL

As shown by Pobegen *et al.* [13] and de Jong *et al.* [6], (single cycle) HCD anneal can be described using the model of Stesmans [15] for passivation of P_b -defects in molecular hydrogen. This approach models the reaction:



Because of the distribution of atomic defect configurations at the interface, Stesmans argued that the P_b passivation energy E_p is not single valued but distributed and modeled it using a Gaussian probability density function $g_p(E_p)$ with a mean passivation energy $\mu(E_p)$ and standard deviation $\sigma(E_p)$. The HC-induced threshold voltage shift ΔV_{th} as a function of (anneal) time t is then given by:

$$\frac{\Delta V_{th}(t)}{\Delta V_{th,max}} \approx \frac{[P_b](t)}{N_{it,max}} = \int_0^\infty dE_p g_p(E_p) P(E_p, t), \quad (2)$$

with $[P_b]$ the concentration of P_b -defects, $\Delta V_{th,max}$ and $N_{it,max}$ the maximum threshold voltage shift and interface defect density and $P(E_p, t)$ the fraction of created defects.

In the Stesmans' model, $P(E_p, t)$ is described using first-order kinetics:

$$\frac{dP}{dt} = -k_p P \implies P(E_p, t) = P_{start} \exp(-k_p \Delta t), \quad (3)$$

with $\Delta t = t - t_{start}$ and $P_{start} = P(t_{start})$. The passivation time constant τ_p (rate constant k_p) is related to E_p by the Arrhenius activation:

$$\tau_p = k_p^{-1} = \tau_0 \exp(E_p/(k_B T)), \quad (4)$$

where k_B is the Boltzmann constant, T the absolute temperature and the prefactor τ_0 depends on the concentration of H_2 at the interface and on the reaction attempt frequency. Note that the integrand of (2) $G_p(E_p, t) = g_p(E_p)P(E_p, t)$ gives the time evolution of the distribution of bond passivation energies.

To describe cycled HCD anneal data, we also need a model for the different stress phases, i.e. for Si-H bond breakage:



We employed the capture/emission time (CET) map model [20], commonly used for BTI, as an extension of the Stesmans' model to describe both (1) and (5). This involves a reinterpretation of the CET map model in terms of bond dissociation (creation of new defects) and passivation instead of in terms of charge capture and emission in/from pre-existing defects. We will refer to the model as the Dissociation/Passivation Energy (DPE) map model.

In the DPE map model, both the dissociation and passivation energies E_d and E_p are distributed with a probability density function $g(E_d, E_p)$. The HC-induced ΔV_{th} is given by:

$$\Delta V_{th}(t) = \Delta V_{th,max} \int_0^\infty dE_d \int_0^\infty dE_p \times g(E_d, E_p) P(E_d, E_p, t). \quad (6)$$

For the function g , a bivariate Gaussian distribution is taken, characterized by the mean dissociation energy $\mu(E_d)$, standard deviation $\sigma(E_d)$ and correlation factor ρ (besides $\mu(E_p)$ and $\sigma(E_p)$). The distribution of passivation energies as in the Stesmans model can be obtained from the DPE map model by integrating out the dissociation energies:

$$G_p(E_p, t) = \frac{1}{N} \int_0^\infty dE_d g(E_d, E_p) P(E_d, E_p, t), \quad (7)$$

with N a normalization factor to ensure that the integral of $G_p(E_p, t)$ at the start of the anneal phase equals one. Note that $\Delta V_{th,max}$ in (2) and (6) are different: in (2) it is the maximum threshold voltage shift observed in the measurement (i.e. at the end of the applied stress), while in (6) it is the maximum *possible* threshold voltage shift (i.e. when all bonds are broken, at $t_{stress} = \infty$).

In the DPE map model applied to the anneal phase, P is still given by (3). Describing also the defect creation using first order kinetics, we obtain for the stress phases:

$$\begin{aligned} \frac{dP}{dt} &= k_d(1 - P) \\ \implies P(t) &= 1 + (P_{start} - 1) \exp(-k_d \Delta t). \end{aligned} \quad (8)$$

The bond dissociation time constant τ_d (rate k_d) is also Arrhenius activated: $\tau_d = k_d^{-1} = \tau_0 \exp(E_d/(k_B T))$. We assume that $P_{start,anneal 1} = P_{end,stress 1}$, $P_{start,stress 2} = P_{end,anneal 1}$ and similarly for the later cycles.

Sometimes, (3) and (8) are simplified by using the approximation $\exp(-k \Delta t) \approx H(k^{-1} - \Delta t)$, with H the Heaviside function ($H(x) = 1$ for $x > 0$ and 0 elsewhere) [20]. Although this approximation might be useful in certain situations, we cannot use it to model the cycled HCD anneal since it predicts no increase in degradation after the first stress cycle in the constant stress time \ constant anneal time scenario (Fig. 2a), which is not the case in our measurements.

In a more advanced model, we also consider a passivation term during the stress phase to account for the reverse reaction of (5) [21]. We make the passivation term dependent on the concentration of atomic H and compare here two possibilities. The first one is a passivation term linearly depending on P :

$$\frac{dP}{dt} = k_d(1 - P) - \tilde{k}_{p,i} P, \quad (9)$$

with $\tilde{k}_{p,i} = r k_d H_i$ being the rate constant for passivation during the stress phase expressed in terms of the forward rate constant k_d using the dimensionless parameter r . The quantity $H_i = \sum_{j=1}^i (P_{end,stress (j-1)} - P_{end,anneal (j-1)})$ is the atomic hydrogen in stress phase i which was created during the previous anneal phases (see (1)). It is calculated from the defect fraction $P_{end,stress/anneal} = P(t_{end,stress/anneal})$ at the end of the different stress/anneal phases (i.e. H_i is not a free parameter). Note that $P_{end,stress/anneal j \leq 0} = 0$ since counting of the cycles starts at $j = 1$. The solution to the differential equation is:

$$P(t) = \alpha_i^{-1} + (P_{start} - \alpha_i^{-1}) \exp(-k_d \alpha_i \Delta t), \quad (10)$$

with $\alpha_i = 1 + rH_i$.

The second possibility is a passivation term during stress which depends quadratically on P [21]:

$$\frac{dP}{dt} = k_d(1 - P) - k_d r(H_i + P - P_{\text{start}})P, \quad (11)$$

with $H_i = \sum_{j=1}^i (2P_{\text{end, stress } (j-1)} - P_{\text{end, anneal } (j-2)} - P_{\text{end, anneal } (j-1)})$ representing the atomic hydrogen in stress phase i , created during the previous stress and anneal phases (see (1) and (5)). The solution to the differential equation is:

$$P(t) = -\frac{\alpha_i}{2r} + \frac{\beta_i}{2r} \left(\frac{1 + C_{\text{start}} \exp(-k_d \beta_i \Delta t)}{1 - C_{\text{start}} \exp(-k_d \beta_i \Delta t)} \right), \quad (12)$$

with $\beta_i = \sqrt{\alpha_i^2 + 4r}$ and $C_{\text{start}} = (2rP_{\text{start}} + \alpha_i - \beta_i)/(2rP_{\text{start}} + \alpha_i + \beta_i)$. Note that both for the linear and quadratic passivation terms we assume a zero initial concentration of atomic hydrogen in the pristine device.

The H-dependent passivation term during stress leads to different degradation at the end of stress phases following anneals at different temperatures (Fig. 2b). Both (1) and (5) have atomic hydrogen as product. More release of hydrogen in the anneal phase (anneal at higher temperature) increases the passivation term in the next stress phase and leads to less degradation there (compared to anneal at lower temperature). The quadratic passivation term is better suited to model the reverse reaction of (5). Indeed, the reverse of (5) involves two species (a P_b -center and a H-atom). However, we also consider the linear passivation term, because it has a simpler form and it results in the same qualitative behavior as the quadratic passivation term (see Fig. 2b).

IV. RESULTS AND DISCUSSION

We now apply the model from section III to the measured cycled HCD anneal data for the different scenarios in Table I. Fig. 4 visualizes the result, which will be discussed step by step below.

During a cycled HCD anneal measurement, both the threshold voltage shift in linear mode and the mobility degradation increase during stress and decrease again along the same path during anneal (Fig. 3a). From the mobility, the density of interface defects was estimated using the relation $\mu = \mu_0/(1 + \alpha N_{\text{it}})$ with $\alpha = 10^{-13} \text{ cm}^2$ and μ_0 the mobility at time-0 [22]. When plotting all these $(\Delta V_{\text{th,lin}}, N_{\text{it}})$ tuples for all devices together (see inset Fig. 3a), we do not see a noticeable change in the proportionality between N_{it} and $\Delta V_{\text{th,lin}}$ for the different cycles. The V_{th} shift in reverse saturation mode is larger than in forward saturation mode (Fig. 3b), meaning that there are more defects at the drain side of the channel compared to the source side [23].

The degradation consists mostly of interface defects. We base ourselves on the following arguments for this. *i)* We observe mobility degradation during stress and recovery during anneal (Fig. 3a). *ii)* We see almost no recovery of the degradation at $T_{\text{anneal}} = 25^\circ \text{C}$ (Fig. 4c). *iii)* During stress we keep the gate voltage limited to the nominal V_{dd} of the technology to keep the BTI contribution small. *iv)* The dielectric in our




Fig. 2. a) Comparison of the Heaviside simplification with the exact time dependence for the defect fraction P in a constant stress and constant anneal time scenario. The Heaviside time dependence does not lead to degradation increase after the first stress cycle. b) Comparison of the ΔV_{th} evolution when a passivation term during stress is included and excluded in the model in an increasing stress time scenario for two anneal temperatures. The passivation term during the stress leads to different degradation at the end of the second (and later) stress phases for the two anneal temperatures. All model parameters in the plots in a) and b) are taken the same, except the carrier temperature which was varied to always have the same degradation at the end of the first stress phase.

nFETs is a non high-k material (SiON), which should also lead to limited BTI. We attribute these interface defects to P_b -centers (broken Si-H bonds).

The DPE map model describes the measured $\Delta V_{\text{th,lin}}$ versus stress and anneal time for the different scenarios of Table I fairly well (Fig. 4). All five scenarios are modeled using the same parameter set (Table II). After fitting, we see that there is no significant difference between the versions of the model with the linear and the quadratic passivation terms during stress and that we cannot discriminate between them based on the data. To account for variability, a power law was fitted through all first stress cycles together and each curve was scaled, so that the $\Delta V_{\text{th,lin}}$ at the end of the first stress phase falls onto this power law. This ensures that all first stress cycles end with the same degradation in each scenario. We plot the different stress and anneal phases in separate panels on a logarithmic time scale, because it is possible to have a fit which looks good on the linear time scale of Fig. 2, but not on the scale of Fig. 4.

In the model, we fix the mean dissociation energy $\mu(E_d) = 2.56 \text{ eV}$ to the value measured by Brower for dissociation of hydrogen passivated P_b -defects under vacuum thermal annealing [24]. It is known that in scaled devices the Si-H bond breakage process is more complicated and can consist of a mixture of the multiple particle (MP) process and the single particle (SP) process [21]. In the former, multiple




Fig. 3. Different FET parameters during the stress and anneal phases plotted as function of each other for one device. a) Mobility degradation as obtained from an EKV fit versus the threshold voltage shift in linear mode. The EKV mobility was used to estimate the interface defect density (see right y-axis). b) Threshold voltage shift in the saturation reverse mode versus in the saturation mode, which is a measure for the (drain) localization of the degradation. The insets show the same quantities for all devices. The lines are a guide for the eye only.

TABLE II

VALUES FOR THE PARAMETERS IN THE DPE MAP MODEL OBTAINED BY FITTING THE MODEL TO THE DATA IN FIG. 4. THE FIXED PARAMETERS ARE THE SAME FOR THE VERSION WITH THE LINEAR ($\sim P$) AND THE QUADRATIC ($\sim P^2$) PASSIVATION TERM DURING STRESS. THE VALUE FOR $\Delta V_{th,max}$ WAS FIXED BASED ON THE GATE STACK OF 2.2 NM SiO_2 AND AN ASSUMED MAXIMUM DEFECT DENSITY OF 10^{13} cm^{-2} [15].

Passivation term during stress	$T_{carrier}$ (K\meV)	$\sigma(E_d)$ (eV)	ρ (-)	τ_0 (ps)	r (-)
$\sim P$	781\67	0.23	3×10^{-3}	66	2.3
$\sim P^2$	803\69	0.19	2×10^{-10}	63	1.7
Fixed parameters	$\mu(E_p)$ (eV)	$\sigma(E_p)$ (eV)	$\mu(E_d)$ (eV)	$\Delta V_{th,max}$ (V)	
	1.21 [14]	0.31 [14]	2.56 [24]	0.66	

colder carriers collide with the bond and induce its vibrational excitations, increasing its energy. In the latter process, a single highly energetic carrier impinges on the bond and breaks it. Because of the preheating of the bond by the MP process, the effective bond breakage energy needed for the SP process is lower than the total bond breakage energy. Since this effective bond breakage energy is difficult to estimate, we used the full bond breakage energy. We attribute part of the discrepancy between the model and the measurements to the simplification of the bond breakage process in the model.

For the mean passivation energy $\mu(E_p)$ and its standard deviation $\sigma(E_p)$, we fix their values to the ones measured in our previous work on the influence of gate bias for single cycle anneal measurements [14]. These values were obtained by fitting HCD anneal data to (2) (model of Stesmans [15]). Similar values for $\mu(E_p)$ and $\sigma(E_p)$ were obtained by Pobegen *et al.* [13] and de Jong *et al.* [6].

The two remaining parameters of the distribution of dissociation and passivation energies, $\sigma(E_d)$ and ρ , are then determined from the fit to the measured data. The obtained value of the standard deviation $\sigma(E_d)$ for the dissociation energy is a bit smaller, but similar to the one for the passivation energy. The correlation factor ρ is effectively zero, meaning that *there is no correlation between dissociation and passivation energies*. A bond which is easy to dissociate can be equally probably easy or hard to passivate.

Because during stress the bonds are broken by carriers with energy due to the applied voltage and not by temperature, we fit the temperature during stress and interpret it as the carrier temperature $T_{carrier}$, which is a measure for the carrier's kinetic energy. The obtained value of $\sim 800 \text{ K}$ ($\sim 70 \text{ meV}$) is well above the lattice temperature of 300 K. The maximum threshold voltage shift $\Delta V_{th,max}$ is fixed by assuming a maximum $N_{it} = 10^{13} \text{ cm}^{-2}$ [15] and converting this to the threshold voltage shift $\Delta V_{th} = qN_{it}/C_{ox}$, with q the elementary charge and C_{ox} the oxide capacitance per unit area.

We observe a smaller degradation in later cycles after anneal at higher temperature (Fig. 4). As mentioned in section III, this effect is modeled using the passivation term during stress in (9) and (11) depending on the concentration of atomic hydrogen. An implication for device lifetime extension through partial recovery and for self-healing electronics is that anneal at higher temperature has a double benefit: a higher recovery and a lower subsequent degradation. We note that we modeled the concentration of atomic hydrogen generated during anneal as constant in time and did not consider a possible decay of its concentration as function of time. While this assumption seems sufficient to describe the stress data in the measurement window, it can affect extrapolations of the model to use conditions.

Finally, we calculate the distribution of bond *passivation energies* $G_p(E_p)$ by integrating out the *dissociation energies* from the 2-dimensional distribution $g(E_d, E_p)$ using (7) (Fig. 5). We observe that at the start of the first anneal phase, $G_p(E_p)$ is Gaussian as in the Stesmans model. However, at the start of later anneal phases, the distribution deviates from the Gaussian shape. This can be understood as follows. Due to the Arrhenius activation of the passivation rate constant k_p ,




Fig. 4. Fit of the DPE map model to measurements of repeated hot-carrier stress and anneal cycles for different scenarios: constant stress [a) 3 ks and b) 10 ks] and constant anneal time, c) increasing stress time, d) increasing anneal time and e) decreasing stress time. Two versions of the model are considered: with a linear ($\sim P$, full line) and with a quadratic ($\sim P^2$, dashed line) passivation term during stress. The difference between these two versions is negligible. In each scenario, the measured curves were scaled to result in the same degradation at the end of the first stress phase to account for variability.

bonds with smaller *passivation energies* are passivated much faster than bonds with larger *passivation energies*. The result is that at every point in time in the anneal process, bonds with a *passivation energy* below (above) a certain reference energy E^* are passivated (unpassivated), with E^* shifting to higher *passivation energies* with increasing anneal time (Fig. 5, inset). A similar process happens during the subsequent stress phase, with the bonds with lowest *dissociation energy* being broken first. However, since there is no correlation between *passivation* and *dissociation energies*, the bond breakage in the subsequent stress phase adds all *passivation energies* to the distribution. The consequence is that from the second anneal on, the bond *passivation energy* distribution is no longer

symmetric (low *passivation energies* have less weight) and we cannot use the Stesmans model anymore.

V. CONCLUSIONS

We measured multiple hot-carrier stress and anneal cycles repeated on the same devices for different stress and anneal time scenarios. We observed an increase in mobility degradation and threshold voltage shift in linear, saturation and saturation reverse modes during stress and a decrease in these quantities along the same path during anneal. We modeled the data assuming the defect precursors being Si-H bonds with distributed dissociation and passivation energies. We obtained fair agreement between the measurements and




Fig. 5. Plot of the distribution of Si-H bond passivation energies at the start of every anneal phase for the constant stress (10 ks) and anneal time scenario for $T_{\text{anneal}} = 180\text{ }^{\circ}\text{C}$. At the start of the first anneal, the distribution is Gaussian, like in the Stesmans model, but not at the start of the later anneal cycles. The inset shows the energy distribution at the start of the first anneal phase (dashed line) and at different points during the first anneal (full lines).

the model for the different stress and anneal time scenarios using a single parameter set. The results showed that there is no correlation between bond dissociation and passivation energies. We observed that after the first anneal phase, the distribution of bond passivation energies deviates from the Gaussian shape, thus extending the Stesmans model.

ACKNOWLEDGMENT

Michiel Vandemaele would like to thank Kai-Hsin Chuang and Erik Bury for advice on and help with the measurements.

REFERENCES

- [1] S. Novak, C. Parker, D. Becher, M. Liu, M. Agostinelli, M. Chahal, P. Packan, P. Nayak, S. Ramey, and S. Natarajan, "Transistor aging and reliability in 14 nm tri-gate technology," in *2015 IEEE IRPS*, April, 2015, pp. 2F.2.1–2F.2.5. DOI: 10.1109/IRPS.2015.7112692.
- [2] A. Rahman, J. Dacuna, P. Nayak, G. Leatherman, and S. Ramey, "Reliability studies of a 10 nm high-performance and low-power CMOS technology featuring 3rd generation finFET and 5th generation HK/MG," in *2018 IEEE IRPS*, March, 2018, pp. 6F.4.1–6F.4.6. DOI: 10.1109/IRPS.2018.8353648.
- [3] R. Annunziata, G. Dalla Libera, E. Ghio, and A. Maggis, "Annealing of hot carrier damaged double metal MOSFET," in *1989 IEEE ESSDERC*, Sept., 1989, pp. 715–718. DOI: 10.1007/978-3-642-52314-4.150.
- [4] C. H. Ling, L. K. Ah, W. K. Choi, S. E. Tan, and D. S. Ang, "Hot-electron degradation in nMOSFETs: results from temperature anneal," *IEEE Transactions on Electron Devices*, vol. 41, no. 7, pp. 1303–1305, July, 1994. DOI: 10.1109/16.293364.
- [5] M. J. de Jong, C. Salm, and J. Schmitz, "Observations on the recovery of hot carrier degradation of hydrogen/deuterium passivated nMOSFETs," *Microelectronics Reliability*, vol. 76, pp. 136–140, July, 2017. DOI: 10.1016/j.microrel.2017.07.038.
- [6] M. J. de Jong, C. Salm, and J. Schmitz, "Towards understanding recovery of hot-carrier induced degradation," *Microelectronics Reliability*, vol. 88, pp. 147–151, July, 2018. DOI: 10.1016/j.microrel.2018.07.057.
- [7] M. J. de Jong, C. Salm, and J. Schmitz, "Recovery after hot-carrier injection: slow versus fast traps," *Microelectronics Reliability*, pp. 113 318.1–113 318.5, June, 2019. DOI: 10.1016/j.microrel.2019.06.010.
- [8] J.-W. Han, M. Kebaili, and M. Meyyappan, "System on microheater for on-chip annealing of defects generated by hot-carrier injection, bias temperature instability, and ionizing radiation," *IEEE Electron Device Letters*, vol. 37, no. 12, pp. 1543–1546, Oct., 2016. DOI: 10.1109/LED.2016.2616133.

- [9] J.-W. Han, R. Peterson, D.-I. Moon, D. G. Senesky, and M. Meyyappan, "Monolithically integrated microheater for on-chip annealing of oxide defects," *IEEE Electron Device Letters*, vol. 38, no. 7, pp. 831–834, April, 2017. DOI: 10.1109/LED.2017.2700326.
- [10] G.-B. Lee, C.-K. Kim, J.-Y. Park, T. Bang, H. Bae, S.-Y. Kim, S.-W. Ryu, and Y.-K. Choi, "A novel technique for curing hot-carrier-induced damage by utilizing the forward current of the PN-junction in a MOSFET," *IEEE Electron Device Letters*, vol. 38, no. 8, pp. 1012–1014, June, 2017. DOI: 10.1109/LED.2017.2718583.
- [11] J.-Y. Park, J. Hur, and Y.-K. Choi, "Demonstration of a curable nanowire finFET using punchthrough current to repair hot-carrier damage," *IEEE Electron Device Letters*, vol. 39, no. 2, pp. 180–183, Febr., 2018. DOI: 10.1109/LED.2017.2787778.
- [12] J.-Y. Park, D.-I. Moon, M.-L. Seol, C.-K. Kim, C.-H. Jeon, H. Bae, T. Bang, and Y.-K. Choi, "Self-curable gate-all-around MOSFETs using electrical annealing to repair degradation induced from hot-carrier injection," *IEEE Transactions on Electron Devices*, vol. 63, no. 3, pp. 910–915, March, 2016. DOI: 10.1109/TED.2015.2513744.
- [13] G. Pobegen, S. Tyaginov, M. Nelhiebel, and T. Grasser, "Observation of normally distributed energies for interface trap recovery after hot-carrier degradation," *IEEE Electron Device Letters*, vol. 34, no. 8, pp. 939–941, Aug., 2013. DOI: 10.1109/LED.2013.2262521.
- [14] M. Vandemaele, K.-H. Chuang, E. Bury, S. Tyaginov, G. Groeseneken, and B. Kaczer, "The influence of gate bias on the anneal of hot-carrier degradation," in *2020 IEEE IRPS*, April, 2020, pp. 1–7. DOI: 10.1109/IRPS45951.2020.9128218.
- [15] A. Stesmans, "Passivation of P_{b0} and P_{b1} interface defects in thermal (100) Si/SiO₂ with molecular hydrogen," *Applied Physics Letters*, vol. 68, no. 15, pp. 2076–2078, April, 1996. DOI: 10.1063/1.116308.
- [16] K.-H. Chuang, E. Bury, R. Degraeve, B. Kaczer, T. Kallstenius, G. Groeseneken, D. Linten, and I. Verbauwhe, "A multi-bit/cell PUF using analog breakdown positions in CMOS," in *2018 IEEE IRPS*, March, 2018, pp. PCR.2.1–PCR.2.5. DOI: 10.1109/IRPS.2018.8353655.
- [17] J. Franco, B. Kaczer, and G. Groeseneken, "Poly-Si heaters for ultra-fast local temperature control of on-wafer test structures," *Microelectronic Engineering*, vol. 114, pp. 47–51, Febr., 2014. DOI: 10.1016/j.mee.2013.09.013.
- [18] N. Arora, *MOSFET models for VLSI circuit simulation: theory and practice*, ser. Computational Microelectronics. Springer-Verlag/Wien, 1993, ch. 9, pp. 438–443.
- [19] C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," *Analog Integrated Circuits and Signal Processing*, vol. 8, no. 1, pp. 83–114, July, 1995. DOI: 10.1007/BF01239381.
- [20] T. Grasser, "The capture/emission time map approach to the bias temperature instability," in *Bias Temperature Instability for Devices and Circuits*. Springer, May, 2014, pp. 447–481. DOI: 10.1007/978-1-4614-7909-3.17.
- [21] S. Tyaginov, M. Bina, J. Franco, D. Osintsev, O. Triebl, B. Kaczer, and T. Grasser, "Physical modeling of hot-carrier degradation for short-and long-channel MOSFETs," in *2014 IEEE IRPS*, June, 2014, pp. XT.16.1–XT.16.8. DOI: 10.1109/IRPS.2014.6861193.
- [22] P. Sharma, S. Tyaginov, Y. Wimmer, F. Rudolf, K. Rupp, M. Bina, H. Enichlmair, J.-M. Park, R. Minixhofer, H. Ceric, and T. Grasser, "Modeling of hot-carrier degradation in nLDMOS devices: different approaches to the solution of the Boltzmann transport equation," *IEEE Transactions on Electron Devices*, vol. 62, no. 6, pp. 1811–1818, June, 2015. DOI: 10.1109/TED.2015.2421282.
- [23] M. Wang, R. G. Southwick, K. Cheng, and J. H. Stathis, "Lateral profiling of HCl induced damage in ultra-scaled FinFET devices with I_d - V_d characteristics," in *2018 IEEE IRPS*, March, 2018, pp. 6E.1.1–6E.1.6. DOI: 10.1109/IRPS.2018.8353639.
- [24] K. L. Brower, "Dissociation kinetics of hydrogen-passivated (111) Si-SiO₂ interface defects," *Physical Review B*, vol. 42, no. 6, pp. 3444–3454, Aug., 1990. DOI: 10.1103/PhysRevB.42.3444.