# Investigation on Carrier Transport Through AIN Nucleation Layer From Differently Doped Si(111) Substrates

Xiangdong Li<sup>®</sup>, *Member, IEEE*, Marleen Van Hove, Ming Zhao, Benoit Bakeroot<sup>®</sup>, Shuzhen You, Guido Groeseneken, *Fellow, IEEE*, and Stefaan Decoutere

Abstract—To get a better insight into the vertical leakage mechanism of GaN-on-Si, the carrier transport from n<sup>+</sup>, n, p<sup>+</sup>, and p-Si(111) substrates through the AIN nucleation layer was investigated. A plateau in the current-voltage curve was found only for the AIN/p-Si heterojunction due to depletion of the p-Si substrate. Detailed study illustrated that it was the leaky AIN that cannot effectively block the increasing amount of electrons in the inversion layer at the interface and triggered the depletion. Temperaturedependent characterization suggested that the forward vertical leakage mechanism of AIN/Si could be explained sequentially by Ohm's law, space-charge-limited conduction, variable-range hopping, and trap-assisted tunneling. A model involving shallow donor traps, interface traps, and deep level traps was proposed to explain the leakage characteristics. This paper shows that the carrier concentration of the Si substrates strongly impacts the vertical leakage characteristics, and also that the carrier transport from the Si substrate through the AIN nucleation layer is heavily influenced by traps.

Index Terms— AIN/Si, depletion, leakage mechanism, Ohm's law, space-charge-limited conduction (SCLC), trapassisted tunneling (TAT), variable-range hopping (VRH).

## I. INTRODUCTION

OW vertical leakage of GaN buffers grown on Si substrates is crucial to the performance of GaN high-voltage high electron mobility transistors (HEMTs) for power applications by impacting the OFF-state leakage [1]–[4] and the dynamic performance [5]–[7]. Intentional carbon doping of the GaN buffer is widely used to increase the vertical breakdown voltage, because carbon efficiently captures background electrons [3], [4] and also introduces deep acceptors [8].

Manuscript received January 27, 2018; accepted February 26, 2018. Date of publication March 13, 2018; date of current version April 20, 2018. The review of this paper was arranged by Editor G. Verzellesi. (*Corresponding author: Xiangdong Li.*)

X. Li and G. Groeseneken are with imec, 3001 Leuven, Belgium, and also with the Department of Electrical Engineering, KU Leuven, 3001 Leuven, Belgium (e-mail: xiangdong.li@imec.be).

M. Van Hove, M. Zhao, S. You, and S. Decoutere are with imec, 3001 Leuven, Belgium.

B. Bakeroot is with imec, 3001 Leuven, Belgium, and also with the Centre for Microsystems Technology, Ghent University, 9052 Ghent, Belgium.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2018.2810886

By optimizing the epitaxial buffer stack, high-performance GaN power devices with high breakdown voltage and good dynamic switching performance have been achieved [6], [7].

Analysis of the buffer vertical leakage mechanism and charge distribution has also been made by technology computer-aided design (TCAD) simulation. The substantiation of the existence of the buried 2-D hole gas (2DHG) at the interfaces of the AlGaN transition layers with different Al contents has been achieved with ultralow frequency (10 mHz-10 Hz) C-V measurements [9]. Recent work in [10] and [11] demonstrates that the (Al)GaN buffer vertical leakage current is substantially impacted by Si deep depletion, high current injection, and impact ionization. In the same papers, the conduction at high voltage is determined to be dominated by electron injection from Si into a continuum of states of conductive dislocation defects by Poole-Frenkel (P-F) emission. In contrast to the P-F emission and impact ionization mechanisms adopted in [10] and [11], [12] states that variable-range hopping (VRH) through threading dislocations (TDs) should dominate the (Al)GaN buffer vertical leakage. Evidently, the p-Si depletion and impact ionization further strengthen the complexity of the analysis of the leakage mechanism. Replacing the p-Si with n<sup>+</sup>-Si or p<sup>+</sup>-Si substrates should be able to eliminate the depletion and, therefore, simplify the investigation.

Recently, carrier inversion and depletion in the Si substrate were reported to affect the breakdown characteristics of GaN-on-Si [13]-[15]. Umeda et al. [13] used boron ion implantation into high-resistive p-Si to form a p<sup>+</sup>/p-junction to terminate the leakage current from the inversion layer formed at the AlN/p-Si interface to boost the breakdown voltage. Later, Yacoub et al. [14] verified the existence of the inversion layer at the interface and also revealed a wide depletion region in the p-Si ( $N_A = 10^{15} \text{ cm}^{-3}$ ) substrate at the AlN/Si interface. A theory based on impact ionization in the Si depletion region was proposed to explain the abnormal vertical leakage plateau observed in GaN-on-Si buffer [15]. Furthermore, Al in-diffusion into the Si substrate has also been reported to form a p<sup>+</sup>-Si layer [16]. However, a detailed study of the carrier transport through the AlN nucleation layer from Si is still lacking, although it has a large impact on the buffer and device performance. Traditionally, investigation of

018-9383 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



TABLE I

Doping Concentration of the  $n^+,\,n,\,p^+$ 

AND p-Si(111) SUBSTRATES

Fig. 1. (a) Schematic of the measurement setup. (b) Vertical buffer leakage characteristics of AIN/Si heterojunctions with  $n^+$ , n,  $p^+$ , and p-Si(111) substrates. The leakage plateau in the *I*-*V* curve is found only for AIN/p-Si.

the leakage mechanism is conducted on an HEMT structure containing a thick (Al)GaN buffer, which makes the analysis of carrier injection from Si to AlN very difficult.

In this paper, we investigated the carrier transport through the AlN nucleation layer from four differently doped substrates:  $n^+$ , n,  $p^+$ , and p-Si(111). The doping concentration for the four substrates is summarized in Table I. C-V measurements and TCAD simulations were used to investigate the band structure and origin of the leakage plateau of the AlN/Si heterojunctions. Temperature-dependent measurements were done to investigate the leakage mechanism through the AlN.

#### II. GROWTH AND FABRICATION

The 200-nm AlN was epitaxially grown on 6-in Si(111) wafers with different doping concentrations using metalorganic chemical vapor deposition. Trimethylaluminum and ammonia (NH<sub>3</sub>) were used as precursors for Al and N, respectively. The epi wafer schematic is shown in Fig. 1(a). The root mean square of the AlN surface roughness is around 0.28 nm for all the four samples by atomic force microscopy. The Ti/Al/Mo/Au (30/60/35/50 nm) top metal contact was fabricated by the lift-off process. The high voltage and C-Vcharacterization of the devices were carried out by means of Keysight B1505. The measured metal contact on the top surface is 1.5 mm<sup>2</sup> and the whole wafer is around 25 cm<sup>2</sup> in area. During the measurement, the Si substrate was contacted by chucking.

## **III. CAPACITANCE-VOLTAGE CHARACTERISTICS**

The buffer vertical leakage for the four heterojunctions on differently doped Si substrates is depicted in Fig. 1(b). The identical leakage curves between 0 and 25 V indicate that the



Fig. 2. (a) C-V characteristics of the AIN/Si heterojunctions with n<sup>+</sup>, n, p<sup>+</sup>, and p-Si(111) substrates. (b)  $1/C^2$  versus applied dc voltage for AIN/p-Si (the linear fit indicates the second steep edge in the C-V characteristics of AIN/p-Si corresponds to the depletion of the p-Si).



Fig. 3. Band structures at equilibrium of (a)  $AIN/n^+$ -Si, (b) AIN/n-Si, (c)  $AIN/p^+$ -Si, and (d) AIN/p-Si heterojunctions by TCAD simulations including the p<sup>+</sup>-Si layer resulting from AI in-diffusion. Inset: series capacitances of the  $AIN/p^+$ -Si (c) and  $AIN/p^+$ -Si/p-Si (d).

AlN layer is dominating the leakage current in this voltage range. When the voltage increases to 55 V, the vertical leakage curves for the AlN/p<sup>+</sup> and AlN/n<sup>+</sup> heterojunctions show a steep increase followed by hard breakdown, while the leakage for AlN/n-Si is limited by the high resistive n-Si substrate and follows Ohm's law. Most striking is, however, the pronounced plateau in the I-V curve for the AlN/p-Si case that appears between 25 and 90 V.

C-V measurements at 1-MHz frequency with a sweeping rate of around 10 V/s were then carried out on the four AlN/Si heterojunctions to investigate the origin of the leakage plateau. As shown in Fig. 2(a), the capacitances for AlN/n<sup>+</sup>-Si and AlN/p<sup>+</sup>-Si are almost constant, indicating that the capacitance of the heterojunction  $C_{\text{tot}}$  is dominated by the capacitance of the AlN nucleation layer ( $C_{\text{AlN}}$ ), and the depletion width of both highly doped Si substrates is almost negligible, which is intuitively shown by the band structures in Fig. 3. Noticeably, the Al in-diffusion was also considered in the simulation. The relative dielectric constant  $\varepsilon_{r,\text{AlN}}$  of AlN is estimated to be



Fig. 4. Schematics of the band structures of AIN/Si under different bias conditions of (a) hole accumulation, (b) hole depletion, (c)  $p^+$ -Si inversion, and (d) p-Si depletion.

9.9 from the parallel plate capacitor relation

$$C_{\rm AIN} = \frac{\varepsilon_0 \varepsilon_{r,\rm AIN}}{d_{\rm AIN}} \tag{1}$$

where  $\varepsilon_0$  is the absolute dielectric constant (8.85 × 10<sup>-14</sup> F/cm), AlN layer thickness  $d_{\text{AlN}}$  is 200 nm, and  $C_{\text{AlN}}$  is the accumulation capacitance (~440 pF/mm<sup>2</sup>). The calculated  $\varepsilon_{r,\text{AlN}}$  is close to the reported value [17].

However, two steep edges are observed in the C-V curve for AlN/p-Si, which is clearly in contrast to the conventional inversion capacitance, but has been observed in nonvolatile memory devices [18]. Detailed analysis is shown in Fig. 4 with four different bias conditions as follows.

- 1) *Hole Accumulation* (<-25 V): The holes are accumulated at the AlN/Si interface, and the capacitance is constant as given by (1).
- 2) *Hole Depletion* (-25-0 *V*): The capacitance gradually decreases as holes are repulsed by the increased bias voltage, and the capacitance is determined by  $1/C_{\text{tot}} = 1/C_{\text{AIN}} + W/A\varepsilon_0\varepsilon_{r,\text{Si}}$ , where *A* is the area,  $\varepsilon_{r,\text{Si}}$  is the Si relative dielectric constant [19], and *W* is the depletion width of the Al-doped p<sup>+</sup>-Si layer.
- 3)  $p^+$ -Si Inversion (0–25 V): The p<sup>+</sup>-Si is inversed by the positive bias and electrons are accumulated at the interface of AlN/p<sup>+</sup>-Si. The vertical leakage current is presently moderate and carriers from the p<sup>+</sup>-Si is abundant to sustain the leakage. The main voltage is dropped on the AlN and this stage is "AlN limited." Normally if the dc sweeping rate and small signal frequency are both low enough, a strong inversion capacitance can be observed after the maximum depletion width W has been reached. Then, the electron concentration of the inversion layer at the dielectric/p-Si interface

will continuously increase with the bias to impede the penetration of the electric field into the Si substrate, and the total capacitance would be again  $1/C_{AIN}$  in our case. However, the inversion capacitance is still invisible even with the frequency decreasing to 100 Hz for our samples (not shown here), probably because the electrons in inversion are captured by the huge amount of acceptors at the AlN/Si interface as shown in Fig. 4(c). Therefore,  $C_{tot}$  will be independent of bias between 0 and 25 V.

4) *p-Si Depletion* (25–90 V): The second steep edge of the capacitance at 25 V indicates that W has changed. As the bias voltage continues to increase, the thermally generated electrons from the Si substrate are not able to sustain the high leakage current. Then the increased bias voltage will turn to drop on the Si substrate instead of AlN for more electrons, which means the electric field will further penetrate into the p-Si to induce p-Si depletion swiftly because of the low doping concentration. The leakage switches from "AlN limited" to "p-Si limited." In addition, the linear relation of  $1/C^2 \propto V$  depicted in Fig. 2(b) also proves the depleting C-V character of [20]

$$C_{\rm depl} = \frac{A\varepsilon_0\varepsilon_{r,\rm Si}}{\sqrt{2\varepsilon_0\varepsilon_{r,\rm Si}V/qN_{\rm A}}} \tag{2}$$

where V is the bias voltage, q is the electron charge, and  $N_A$  is the doping concentration. The  $N_A$  extracted from the slope in Fig. 2(b) is  $5 \times 10^{15}$  cm<sup>-3</sup>, which is aligned to the doping concentration of the p-Si substrate in our sample, and proves that the depletion does take place in the p-Si layer. The second capacitance steep edge is located at 25 V that is coincident with the starting voltage of the leakage plateau in Fig. 1(b). This proves that the vertical leakage plateau is indeed due to the depletion of the p-Si substrate and the electric field in the AlN and the associated leakage current through the AlN remain constant.

Two steep edges of the C-V curve of AlN/n-Si are also observed as shown in Fig. 2(a), similar to that of AlN/p-Si. The two edges indicate the existence of double junction AlN/p<sup>+</sup>-Si/n-Si. The p<sup>+</sup>-Si is induced by the in-diffused Al atoms.

#### **IV. LEAKAGE MECHANISM**

Next, we considered different conduction mechanisms in the AlN layer. Temperature-dependent measurements were conducted on the four AlN/Si heterojunctions to investigate the vertical leakage mechanism as shown in Fig. 5. Considering that identical leakage in the low and medium voltage ranges is observed for the four samples as shown in Fig. 1(b) except the leakage plateau, only the leakage curve of the AlN/n<sup>+</sup>-Si [Fig. 5(a)] was, therefore, fitted.

## A. Ohm's Law

In the 0-4–V voltage range, a linear relation on logarithmlogarithm (log-log) scale is observed in Fig. 6 that follows



Fig. 5. Forward bias vertical buffer leakage characteristics of AlN/Si heterojunctions with  $n^+$ , n,  $p^+$ , and p-Si(111) substrates at temperatures between 25 °C and 100 °C.



Fig. 6. Characteristics of J-E log-log plot for the AlN/n<sup>+</sup>-Si heterojunction at low voltage. The behavior indicates the leakage is sequentially dominated by Ohm's law and SCLC.

Ohm's law of [21]

$$J = n_0 q \,\mu E \tag{3}$$

where  $n_0$  is the number of carriers,  $\mu$  is the carrier mobility, and *E* is the electric field. Ohmic conduction is caused by the movement of mobile carriers.

#### B. Space-Charge-Limited Conduction

In the 4–6-V voltage range, the leakage current increases quickly and shows a strong temperature dependence as shown in Fig. 6. At the AlN/Si interface, a very high energy barrier (i.e., conduction band offset) of ~2 eV is formed, which makes it quite challenging for the electrons to jump from the bottom of the conduction band  $E_C$  of Si to that of AlN only by thermionic emission. In addition, the diode ideality factor *n* extracted by fitting the leakage current with the equation of the thermionic emission [22] is much higher than the plausible range of 1–2. The expression of the thermionic emission is given as

$$J_{\rm TE} \sim T^2 \cdot \exp\left(\frac{-q\,\varphi_{\rm B}}{kT}\right) \exp\left(\frac{q\,V}{nkT}\right)$$
 (4)

where T is the absolute temperature,  $\varphi_B$  is the barrier height, k is Boltzmann's constant. As shown in Fig. 6, the linear relation on log-log scale suggests the leakage actually follows the equation of

$$J_{\rm SCLC} \sim V^m \tag{5}$$

which is widely recognized as space-charge-limited conduction (SCLC) [23]–[25]. In this case, when the applied voltage is relatively low and the injected carrier  $n_{inj}$  is less than the thermally generated free carriers  $n_0$ , I-V characteristics follow Ohm's law; when the applied voltage is large enough and  $n_{inj} > n_0$ , the injected carriers will fill up the traps in the AIN/Si heterojunction and the leakage characteristics will departure from Ohm's law to SCLC [23].

## C. Variable-Range-Hopping

In the 10–22-V voltage range, the slope of the leakage current gradually decreases and the leakage is clearly both temperature-dependent and electric field-dependent, which suggests that the leakage characteristics probably follow the P-F emission mechanism [26], [27], or VRH [28]. P-F emission involves the mechanism that the thermally excited electrons emit from traps into the conduction band of the dielectrics, while hopping conduction is due to the trapped electrons tunneling from one trap to another. The leakage current due to the P-F emission follows the expression of

$$J_{\rm PF} \sim E \cdot \exp\left(-\frac{q\left(\varphi_{\rm B} - \sqrt{qE/\pi\,\varepsilon_0\varepsilon_{\rm r,AlN}}\right)}{kT}\right) \tag{6}$$

where  $\varphi_B$  is the potential barrier, *k* is Boltzmann's constant, and  $\varepsilon_{r,AIN}$  is the AlN relative dielectric constant. The conductivity by VRH can be expressed as

$$\sigma_{\text{V-R-H}} \sim \exp\left(-\left(\frac{T_0}{T}\right)^{\frac{1}{4}}\right)$$
 (7)

where  $T_0$  is the characteristic temperature. Fig. 7 shows the leakage current follows very well with the VRH mechanism. For P-F emission mechanism, a potential barrier  $\varphi_B$  of ~1 eV and a relative dielectric constant  $\varepsilon_{r,AIN}$  of ~10 are extracted (not shown here), which is also quite reasonable. However, VRH is much more energetically favorable here since the electric field in the voltage range of 10–22 V is only between 0.5 and 1.1 MV/cm, which is not high enough for P-F emission that requires carrier to have high energy to jump over the potential barrier while the carriers in VRH can tunnel through the barrier even when the carrier energy is much lower [29]. Furthermore, [28] has given a discussion on deep-center hopping conduction in GaN, which is similar to our case of hopping through the AlN by the deep level traps.



Fig. 7. Leakage current at 10, 15, and 20 V as a function of  $1/T^{0.25}$  on a semilog scale for the AlN/n<sup>+</sup>-Si heterojunction.



Fig. 8. Characteristics of (a) J-E semilog plot and (b)  $\ln(J) - 1/E$  plot. Inset: extracted potential barrier fit by TAT equation.

## D. Trap-Assisted Tunneling

In the 30–45-V voltage range, the leakage current shows a very weak temperature dependence, as shown in Fig. 8, suggesting a tunneling leakage mechanism. The medium electric field *E* of ~2 MV/cm in this voltage range implies Fowler–Nordheim tunneling [30] is impossible because it requires a very high *E*. In contrast, tunneling assisted by traps requires a relatively low *E*. The fitting results in Fig. 8 indicate the dominant mechanism might be trap-assisted tunneling (TAT) [31] with a potential barrier  $\varphi_B$  of ~0.6 eV. The expression of TAT current is

$$J_{\text{TAT}} \sim \exp\left(-\frac{4\sqrt{2m^*} \left(q\varphi_{\rm B}\right)^{3/2}}{3q\hbar E}\right) \tag{8}$$

where  $m^*$  is the effective mass and  $\hbar$  is the reduced Planck's constant. It has been reported elsewhere that before the electrons start to transport through the dielectric, they must first be able to penetrate into the dielectric from an electrode [32]. Evidently, some trap centers in the dielectric can provide vacancies for the electrons to be injected into, by TAT with a high efficiency. In our case, the deep trap level for TAT in AlN is ~0.6 eV above the bottom of the conduction band of Si.

Finally, the device fails due to tunneling breakdown with a negative temperature coefficient [19].

## E. Leakage Model

Based on the analysis above, a vertical leakage model for AlN/Si at low and medium voltages is proposed as shown in Fig. 9. After following Ohm's law in the very low-voltage



Fig. 9. Schematic energy band diagram of the model for carrier transport from the n<sup>+</sup>-Si substrate through the AIN nucleation layer.

range, the carriers in Si will first fill the interface traps (and possibly also some border traps in the AlN), inducing the SCLC mechanism. In a higher voltage range, the leakage is dominated by VRH through deep level traps. With a further increase of the electric field, electrons can directly tunnel from the Si substrate to the deep level traps by TAT through a potential barrier height of  $\sim 0.6$  eV. Recently, Longobardi et al. [33] have indicated the importance of introducing the trap-totrap tunneling and SCLC mechanisms to the buffer vertical leakage simulation. However, another mechanism of impact ionization they mentioned at the AlN/Si interface is impossible in our device because there should be no depletion region in n<sup>+</sup>-Si substrate under positive bias. Noticeably, the leakage mechanisms of VRH and SCLC have also been frequently used on GaN-on-Si even though the traps might be different in GaN and AlN [12], [25]. In fact, (Al)GaN with a very wide bandgap should be more appropriately treated as an insulator where the carriers usually transport within the forbidden band trough traps or dislocations, which explains why trap-related conductions such as VRH and SCLC are often observed in these materials. As aforementioned, the leakage paths in GaN buffers are probably TDs. Hierro et al. [34] have further elucidated that the point defects linearly arranged along those TDs, with an energy level of  $E_C - 0.9$  eV, show strong capture kinetics. Brazel et al. [35] have also found that the leakage current is localized at TDs and possibly governed by metastable acceptor-and donor-like trap states coexisting in the vicinity of the TDs. Although it is still unclear whether the TDs or point defects are decisive for the leakage current, the TDs are anyhow a necessary condition.

## V. CONCLUSION

In summary, a comprehensive study of carrier transport from differently doped Si(111) substrates through the AlN nucleation layer was conducted. It was found that the electron transport is mainly assisted by shallow donor traps, interface traps, and deep level traps. Temperature-dependent I-V measurements suggest that the vertical leakage is dominated consequently by Ohm's law, SCLC, VRH, and TAT. A plateau in the I-V curve was observed only for the AlN/p-Si heterojunction and has been proven to be due to depletion of the p-Si substrate. This paper is beneficial to increasing the understanding of the vertical leakage mechanism of the (Al)GaN buffers on Si substrates.

#### REFERENCES

- M. Borga *et al.*, "Evidence of time-dependent vertical breakdown in GaN-on-Si HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 9, pp. 3616–3621, Sep. 2017, doi: 10.1109/TED.2017.2726440.
- [2] M. J. Uren *et al.*, "'Leaky dielectric' model for the suppression of dynamic R<sub>ON</sub> in carbon-doped AlGaN/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 7, pp. 2826–2834, Jul. 2017, doi: 10.1109/TED.2017.2706090.
- [3] S. Kato, Y. Satoh, H. Sasaki, I. Masayuki, and S. Yoshida, "C-doped GaN buffer layers with high breakdown voltages for high-power operation AlGaN/GaN HFETs on 4-in Si substrates by MOVPE," J. Crystal Growth, vol. 298, pp. 831–834, Jan. 2007, doi: 10.1016/j.jcrysgro.2006.10.192.
- [4] A. Uedono, M. Zhao, and E. Simoen, "Probing the effect of point defects on the leakage blocking capability of A1<sub>0.1</sub>Ga<sub>0.9</sub>N/Si structures using a monoenergetic positron beam," *J. Appl. Phys.*, vol. 120, no. 21, p. 215702, Dec. 2016, doi: 10.1063/1.4970984.
- [5] S. Stoffels *et al.*, "The physical mechanism of dispersion caused by AlGaN/GaN buffers on Si and optimization for low dispersion," in *IEDM Tech. Dig.*, Dec. 2015, pp. 35.4.1–35.4.4, doi: 10.1109/IEDM.2015.7409833.
- [6] P. Moens *et al.*, "On the impact of carbon-doping on the dynamic Ron and off-state leakage current of 650V GaN power devices," in *Proc. 27th Int. Symp. Power Semiconductor Devices IC's*, May 2015, pp. 37–40, doi: 10.1109/ISPSD.2015.7123383.
- [7] P. Moens *et al.*, "Technology and design of GaN power devices," in *Proc. 45th ESSDERC*, Sep. 2015, pp. 64–67, doi: 10.1109/ESS-DERC.2015.7324714.
- [8] J. L. Lyons, A. Janotti, and C. G. Van de Walle, "Carbon impurities and the yellow luminescence in GaN," *Appl. Phys. Lett.*, vol. 97, no. 10, pp. 152108-1–152108-3, Oct. 2010, doi: 10.1063/1.3492841.
- [9] J. Sun *et al.*, "Substantiation of buried two dimensional hole gas (2DHG) existence in GaN-on-Si epitaxial heterostructure," *Appl. Phys. Lett.*, vol. 110, no. 16, p. 163506, Apr. 2017, doi: 10.1063/1.4980140.
- [10] D. Cornigli *et al.*, "Numerical investigation of the lateral and vertical leakage currents and breakdown regimes in GaN-on-Silicon vertical structures," in *IEDM Tech. Dig.*, Dec. 2015, pp. 5.3.1–5.3.4, doi: 10.1109/IEDM.2015.7409633.
- [11] D. Cornigli, F. Monti, S. Reggiani, E. Gnani, A. Gnudi, and G. Baccarani, "TCAD analysis of the leakage current and breakdown versus temperature of GaN-on-silicon vertical structures," *Solid-State Electron.*, vol. 115, pp. 173–178, Jan. 2016, doi: 10.1016/j.sse.2015.08.005.
- [12] Y. Zhang *et al.*, "Design space and origin of off-state leakage in GaN vertical power diodes," in *IEDM Tech. Dig.*, Dec. 2015, pp. 35.1.1–35.1.4, doi: 10.1109/IEDM.2015.7409830.
- [13] H. Umeda *et al.*, "Blocking-voltage boosting technology for GaN transistors by widening depletion layer in Si substrates," in *IEDM Tech. Dig.*, Dec. 2010, pp. 20.5.1–20.5.4, doi: 10.1109/IEDM.2010.5703400.
- [14] H. Yacoub *et al.*, "The effect of the inversion channel at the AlN/Si interface on the vertical breakdown characteristics of GaN-based devices," *Semicond. Sci. Technol.*, vol. 29, no. 11, p. 115012, 2014, doi: 10.1088/0268-1242129/11/115012.
- [15] S. Yang, Q. Jiang, B. Li, Z. Tang, and K. J. Chen, "GaN-to-Si vertical conduction mechanisms in AlGaN/GaN-on-Si lateral heterojunction FET structures," *Phys. Status Solid C*, vol. 11, nos. 3–4, pp. 949–952, Apr. 2014, doi: 10.1002/pssc.201300439.
- [16] H. Marchand *et al.*, "Metalorganic chemical vapor deposition of GaN on Si(111): Stress control and application to field-effect transistors," *J. Appl. Phys.*, vol. 89, no. 12, pp. 7846–7851, Jun. 2001, doi: 10.1063/1.1372160.

- [17] M. E. Levinshtein, S. L. Rumyantsev, and M. S. Shur, Properties of Advanced Semiconductor Materials: GaN, A1N, InN, BN, SiC, SiGe. New York, NY, USA: Wiley, 2001, pp. 31–47.
- [18] C. Flynn, D. König, I. Perez-Wurfl, G. Conibeer, and M. A. Green, "Capacitance and conductance characteristics of silicon nanocrystal metal-insulator-semiconductor devices," *Solid-State Electron.*, vol. 53, no. 5, pp. 530–539, May 2009, doi: 10.1016/j.sse.2009.03.001.
- [19] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*. 3rd ed. New York, NY, USA: Wiley, 2006, pp. 79–240.
- [20] M. A. Green and J. Shewchun, "Capacitance properties of MIS tunnel diodes," J. Appl. Phys., vol. 46, no. 12, pp. 5185–5190, Dec. 1975, doi: 10.1063/1.322195.
- [21] P. Moens *et al.*, "(Invited) intrinsic reliability assessment Of 650V rated Algan/Gan based power devices: An industry perspective," *ECS Trans.*, vol. 72, pp. 65–76, Jun. 2016, doi: 10.1149/07204.0065ecst.
- [22] R. T. Tung, "Electron transport at metal-semiconductor interfaces: General theory," *Phys. Rev. B, Condens. Matter*, vol. 45, pp. 13509–13523, Jun. 1992, doi: 10.1103/PhysRevB.45.13509.
- [23] A. Grinberg, S. Luryi, M. R. Pinto, and N. L. Schryer, "Space-chargelimited current in a film," *IEEE Trans. Electron Devices*, vol. 36, no. 6, pp. 1162–1170, Jun. 1989, doi: 10.1109/16.24363.
- [24] X. M. Shen, D. G. Zhao, Z. S. Liu, Z. F. Hu, H. Yang, and J. W. Liang, "Space-charge-limited currents in GaN Schottky diodes," *Solid-State Electron.*, vol. 49, no. 5, pp. 847–852, May 2005, doi: 10.1016/j.sse.2005.02.003.
- [25] C. Zhou, Q. Jiang, S. Huang, and K. J. Chen, "Vertical leakage/breakdown mechanisms in AlGaN/GaN-on-Si devices," *IEEE Electron Device Lett.*, vol. 33, no. 8, pp. 1132–1134, Aug. 2012, doi: 10.1109/LED.2012.2200874.
- [26] M. J. Uren, M. Cäsar, M. A. Gajda, and M. Kuball, "Buffer transport mechanisms in intentionally carbon doped GaN heterojunction field effect transistors," *Appl. Phys. Lett.*, vol. 104, no. 26, p. 263505, 2014, doi: 10.1063/1.4885695.
- [27] O. Mitrofanov and M. Manfra, "Poole-Frenkel electron emission from the traps in AlGaN/GaN transistors," J. Appl. Phys., vol. 95, no. 11, p. 6414, 2004, doi: 10.1063/1.1719264.
- [28] D. C. Look *et al.*, "Deep-center hopping conduction in GaN," *J. Appl. Phys.*, vol. 80, no. 5, pp. 2960–2963, Sep. 1996, doi: 10.1063/1.363128.
- [29] F.-C. Chiu, "A review on conduction mechanisms in dielectric films," *Adv. Mater. Sci. Eng.*, vol. 2014, pp. 1–18, Feb. 2014, doi: 10.1155/2014/578168.
- [30] Z. A. Weinberg, "On tunneling in metal-oxide-silicon structures," J. Appl. Phys., vol. 53, no. 7, pp. 5052–5056, Jul. 1982, doi: 10.1063/1.331336.
- [31] M. Houssa *et al.*, "Trap-assisted tunneling in high permittivity gate dielectric stacks," *J. Appl. Phys.*, vol. 87, no. 12, pp. 8615–8620, Jun. 2000, doi: 10.1063/1.373587.
- [32] S. A. Mojarad *et al.*, "A comprehensive study on the leakage current mechanisms of Pt/SrTiO<sub>3</sub>/Pt capacitor," *J. Appl. Phys.*, vol. 111, no. 1, p. 014503, Jan. 2012, doi: 10.1063/1.3673574.
- [33] G. Longobardi *et al.*, "On the vertical leakage of GaN-on-Si lateral transistors and the effect of emission and trap-to-trap-tunneling through the AlN/Si barrier," in *Proc. ISPSD*, Sapporo, Japan, May./Jun. 2017, pp. 227–230, doi: 10.23919/ISPSD.2017.7988918.
- [34] A. Hierro *et al.*, "Capture kinetics of electron traps in MBE-grown n-GaN," *Phys. Status Solidi* (B), vol. 228, no. 1, pp. 309–313, Nov. 2001, doi: 10.1002/1521-3951(200111)228:1<309::AID-PSSB309>3.0.CO.2-N.
- [35] E. G. Brazel, M. A. Chin, and V. Narayanamurti, "Direct observation of localized high current densities in GaN films," *Appl. Phys. Lett.*, vol. 74, no. 16, pp. 2367–2369, Feb. 1999, doi: 10.1063/1.123853.



Xiangdong Li (S'15–M'16) received the B.S. and M.S. degrees in microelectronics from Xidian University, Xi'an, China, in 2013 and 2016, respectively. He is currently pursuing the Ph.D. degree with the GaN Group, imec, Leuven, Belgium, and the Department of Electrical Engineering (ESAT), KU Leuven, Leuven.

His current research interests include monolithic integration, reliability, and the design of power ICs on GaN-on-SOI.





Marleen Van Hove received the Ph.D. degree from KU Leuven, Leuven, Belgium, in 1985.

She joined imec, Leuven, in 1985. She specialized in GaAs and InP III–V processing from 1986 to 1997. She was responsible for CMOS backend integration with imec. In 2006, she returned to III–V Research at imec, responsible for the development of CMOS-compatible high-power GaN switching devices.



Shuzhen You received the M.Sc. degree in electrical engineering from East China Normal University, Shanghai, China, in 2003, and the Ph.D. degree in electrical engineering from Katholieke Universiteit Leuven, Leuven, Belgium, in 2012.

She joined the Interuniversity Microelectronics Center, Leuven, in 2012, where she is currently a Device Engineer.



Ming Zhao received the M.Sc. degree in material engineering and the Ph.D. degree in material physics from Linköping University, Linköping, Sweden, in 2003 and 2008, respectively.

He joined imec, Leuven, Belgium, in 2008 as a Researcher. His current research interests include epitaxy, material characterizations, and device physics of III–N materials.



Guido Groeseneken (S'81–M'89–SM'95–F'05) received the M.Sc. degree in electrical engineering and the Ph.D. degree in applied sciences from Katholieke Universiteit Leuven, Leuven, Belgium, in 1980 and 1986, respectively.

He joined the Research and Development Laboratory, Interuniversity Microelectronics Center, Leuven, in 1987. Since 2001, he has been a Professor with the Department of Electrical Engineering, Katholieke Universiteit Leuven.



Benoit Bakeroot received the M.Sc. degree in physics and the Ph.D. degree in electrical engineering from Ghent University, Gent, Belgium, in 1997 and 2004, respectively.

Since 1998, he has been a TCAD Engineer with imec, Leuven, Belgium, where he has been involved in the research and development of high-voltage devices in CMOS-based Si and GaN-on-Si technologies. He is also a part-time Associate Professor with Ghent University.



Stefaan Decoutere received the M.Sc. degree in electronic engineering and the Ph.D. degree from Katholieke Universiteit Leuven, Leuven, Belgium, in 1986 and 1992, respectively.

In 1998, he was the Head of the Interuniversity Microelectronics Center, Mixed Signal/RF Technology Group, Leuven. He has been with GaN Power Device Technology Development since 2010, and became the Director of the GaN Technology Program in 2015.