IEEE Transactions on circuits and systems ii-analog and digital signal processing vol:43 issue:3 pages:247-254
A systolic array for recursive least squares estimation by inverse updates is derived by means of algorithmic engineering. The derivation of this systolic array is highly nontrivial due to the presence of data contra-flow and feedback loops in the underlying signal flow graph. This would normally prohibit pipelined processing. However, it is shown that suitable delays may be introduced into the signal how graph by performing a simple algorithmic transformation which compensates for the interference of crossing data flows. The pipelined systolic array is then obtained by retiming the signal flow graph and applying the cut theorem.