Title: A layout synthesis methodology for array-type analog blocks
Authors: Van der Plas, Geert ×
Vandenbussche, Jan
Gielen, Georges
Sansen, Willy #
Issue Date: Jun-2002
Publisher: Ieee-inst electrical electronics engineers inc
Series Title: IEEE Transactions on computer-aided design of integrated circuits and systems vol:21 issue:6 pages:645-661
Abstract: A methodology is presented for the physical design automation of array-type analog blocks such as encountered in high-speed data converters and other analog circuits. The approach takes into consideration typical analog constraints and offers full flexibility. A three-step procedure (floorplanning, symbolic routing, and technology mapping), of which the last two steps have been automated in a tool called Mondriaan, solves the layout synthesis problem in a fast and technology-independent way. A set of bus. and tree device generators complements the tool set. Industrial-strength examples prove that the proposed solution speeds up the generation of high-quality analog layouts significantly.
ISSN: 0278-0070
Publication status: published
KU Leuven publication type: IT
Appears in Collections:Electrical Engineering - miscellaneous
ESAT - MICAS, Microelectronics and Sensors
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science