Title: Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits
Authors: Daems, Walter ×
Gielen, Georges
Sansen, Willy #
Issue Date: May-2003
Publisher: Ieee-inst electrical electronics engineers inc
Series Title: IEEE Transactions on computer-aided design of integrated circuits and systems vol:22 issue:5 pages:517-534
Abstract: This paper presents an overview of methods to automatically generate posynomial response surface models for the performance characteristics of analog integrated circuits based on numerical simulation data. The methods are capable,of generating posynomial performance expressions for both linear and nonlinear circuits and circuit characteristics, at SPICE-level accuracy. This approach allows for automatical generation of an accurate sizing model for a circuit that composes a geometric program that fully describes the analog circuit sizing problem. The automatic generation avoids the time-consuming and approximate nature of hand-crafted analytic model generation. The methods are based on techniques from design of experiments and response surface modeling. Attention is paid to estimating the relative "goodness-of-fit" of the generated models. Experimental results illustrate the capabilities and effectiveness of the presented methods.
ISSN: 0278-0070
Publication status: published
KU Leuven publication type: IT
Appears in Collections:ESAT - MICAS, Microelectronics and Sensors
Electrical Engineering - miscellaneous
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science