ITEM METADATA RECORD
Title: AES-Based Security Coprocessor IC in 0.18-um CMOS with Resistance to Differential Power Analysis Side-Channel Attacks
Authors: Hwang, DD ×
Tiri, K
Hodjat, A
Lai, BC
Yang, SL
Schallmont, P
Verbauwhede, Ingrid #
Issue Date: 2006
Publisher: IEEE
Series Title: IEEE Journal of Solid-State Circuits vol:41 issue:4 pages:781-792
Abstract: Security ICs are vulnerable to side-channel attacks (SCAs) that find the secret key by monitoring the power consumption or other information that is leaked by the switching behavior of digital CMOS gates. This paper describes a side-channel attack resistant coprocessor IC fabricated in 0.18-mu m CMOS consisting of an Advanced Encryption Standard (AES) based cryptographic engine, a fingerprint-matching engine, template storage, and an interface unit. Two functionally identical coprocessors have been fabricated on the same die. The first coprocessor was implemented using standard cells and regular routing techniques. The second coprocessor was implemented using a logic style called wave dynamic differential logic (WDDL) and a layout technique called differential routing to combat the differential power analysis (DPA) side-channel attack. Measurement-based experimental results show that a DPA attack on the insecure coprocessor requires only 8000 encryptions to disclose the entire 128-bit secret key. The same attack on the secure coprocessor does not disclose the entire secret key even after 1500 000 encryptions.
URI: 
ISSN: 0018-9200
Publication status: published
KU Leuven publication type: IT
Appears in Collections:ESAT - COSIC, Computer Security and Industrial Cryptography (+)
× corresponding author
# (joint) last author

Files in This Item:
File Description Status SizeFormat
article-637.pdf Published 1759KbAdobe PDFView/Open Request a copy

These files are only available to some KU Leuven Association staff members

 




All items in Lirias are protected by copyright, with all rights reserved.

© Web of science