Title: A 16-b 320-khz cmos a/d converter using 2-stage 3rd-order sigma-delta noise shaping
Authors: Yin, Gm ×
Stubbe, F
Sansen, Willy #
Issue Date: Jun-1993
Publisher: Ieee-inst electrical electronics engineers inc
Series Title: IEEE Journal of Solid-State Circuits vol:28 issue:6 pages:640-647
Abstract: The design and measured performance of a two-stage third-order SIGMADELTA analog-to-digital (A/D) converter is described. The A/D converter achieves a 96-dB dynamic range and a maximum signal-to-noise-plus-distortion ratio (S/(N + D)) rms/rms of 93 dB with 320-kHz output rate and an oversampling ratio of 64. A novel analysis on the integrator gain error is presented. The modulator is realized in a 1.2-mum double-metal single-poly CMOS process with an active area of 1.6 mm2. This modulator operates from 5-V power supply and a single reference voltage.
ISSN: 0018-9200
Publication status: published
KU Leuven publication type: IT
Appears in Collections:ESAT - MICAS, Microelectronics and Sensors
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science