Title: A CAD assisted design and optimisation methodology for over-voltage ESD protection circuits
Authors: Vassilev, Vesselin ×
Vaschenko, Vladislav
Jansen, Philippe
Choi, B.-J
Concannon, An
Yang, J.-J
Groeseneken, Guido
Mahadeva Iyer, Natarajan
Terbeek, Marcel
Hopper, Peter
Steyaert, Michel
Maes, Herman #
Issue Date: 2004
Series Title: Microelectronics Reliability vol:44 issue:9-11 pages:1885-1890
ISSN: 0026-2714
Publication status: published
KU Leuven publication type: IT
Appears in Collections:Electrical Engineering - miscellaneous
ESAT - MICAS, Microelectronics and Sensors
Associated Section of ESAT - INSYS, Integrated Systems
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science