This item still needs to be validated !
|ITEM METADATA RECORD
|Title: ||Extended global interconnect architecture for nano-CMOS technologies|
|Authors: ||Balachandran, Jayaprakash|
De Raedt, Walter
Beyne, Eric #
|Issue Date: ||2006 |
|Host Document: ||Special Workshop on NOC and Interconnects at the Design, Automation and Test in Europe (DATE) Conference pages:76-77|
|Conference: ||Special Workshop on NOC and Interconnects at the Design, Automation and Test in Europe (DATE) Conference date:6 March 2006|
|Publication status: ||published|
|KU Leuven publication type: ||IC|
|Appears in Collections:||Electrical Engineering - miscellaneous|
ESAT- TELEMIC, Telecommunications and Microwaves
|Files in This Item:
There are no files associated with this item.
Request a copy
All items in Lirias are protected by copyright, with all rights reserved.