This item still needs to be validated !
Title: Variable tapered pareto buffer design and implementation allowing run-time configuration for low power embedded SRAMs
Authors: Wang, Hua ×
Miranda, Miguel
Papanikolaou, Antonis
Catthoor, Francky
Dehaene, Wim #
Issue Date: Oct-2005
Publisher: Institute of Electrical and Electronics Engineers
Series Title: IEEE Transactions on Very Large Scale Integration (VLSI) Systems vol:13 issue:10 pages:1127-1135
ISSN: 1063-8210
Publication status: published
KU Leuven publication type: IT
Appears in Collections:Electrical Engineering - miscellaneous
Associated Section of ESAT - INSYS, Integrated Systems
ESAT - MICAS, Microelectronics and Sensors
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science