Title: Scaling down of organic complementary logic gates for compact logic on foil
Authors: Ke, Tung Huei ×
Muller, Robert
Kam, Benjamin
Rockele, Maarten
Vaisman Chasin, Adrian Nelson
Myny, Kris
Steudel, Soeren
Oosterbaan, Wibren
Lutsen, Laurence
Genoe, Jan
van Leuken, Linda
van der Putten, Bas
Heremans, Paul #
Issue Date: Jun-2014
Publisher: Elsevier Science
Series Title: Organic Electronics vol:15 issue:6 pages:1229-1234
Abstract: In this work, we realize complementary circuits with organic p-type and n-type transistor integrated on polyethylene naphthalate (PEN) foil. We employ evaporated p-type and n-type organic semiconductors spaced side by side in bottom-contact bottom-gate coplanar structures with channel lengths of 5 μm. The area density is 0.08 mm2 per complementary logic gate. Both p-type and n-type transistors show mobilities >0.1 cm2/V s with Von close to zero volt. Small circuits like inverters and 19-stage ring oscillators (RO) are fabricated to study the static and the dynamic performance of the logic inverter gate. The circuits operate at Vdd as low as 2.5 V and the inverter stage delay at Vdd = 10 V is as low as 2 μs. Finally, an 8 bit organic complementary transponder chip with data rate up to 2.7 k bits/s is fabricated on foil by successfully integrating 358 transistors.
ISSN: 1566-1199
Publication status: published
KU Leuven publication type: IT
Appears in Collections:ESAT - MICAS, Microelectronics and Sensors
Technologiecluster ESAT Elektrotechnische Engineering
Electrical Engineering (ESAT) TC, Technology Campus Diepenbeek
× corresponding author
# (joint) last author

Files in This Item:
File Description Status SizeFormat
Tung-Huei Ke et al. - 2014 - Scaling down of organic complementary logic gates .pdf Published 1388KbAdobe PDFView/Open Request a copy

These files are only available to some KU Leuven Association staff members


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science