Title: Round-Off Noise of Multiplicative FIR Filters Implemented on an FPGA Platform
Authors: Vandenbussche, Jean-Jacques ×
Lee, Peter
Peuteman, Joan #
Issue Date: 25-Mar-2014
Publisher: Multidisciplinary Digital Publishing Institute (MDPI)
Series Title: Applied Sciences vol:4 issue:2 pages:99-127
Abstract: The paper analyzes the effects of round-off noise on Multiplicative Finite Impulse Response (MFIR) filters used to approximate the behavior of pole filters. General expressions to calculate the signal to round-off noise ratio of a cascade structure of Finite Impulse Response (FIR) filters are obtained and applied on the special case of MFIR filters. The analysis is based on fixed-point implementations, which are most common in digital signal processing algorithms implemented in Field-Programmable Gate-Array (FPGA) technology. Three well known scaling methods, i.e., L2 bound; infinity bound and absolute bound scaling are considered and compared. The paper shows that the ordering of the MFIR stages, in combination with the scaling methods, have an important impact on the round-off noise. An optimal ordering of the stages for a chosen scaling method can improve the round-off noise performance by 20 dB.
ISSN: 2076-3417
Publication status: published
KU Leuven publication type: IT
Appears in Collections:Electrical Engineering (ESAT) TC, Technology Campus Ostend
Technologiecluster ESAT Elektrotechnische Engineering
× corresponding author
# (joint) last author

Files in This Item:
File Description Status SizeFormat
applsci-04-00099.pdf Published 1133KbAdobe PDFView/Open


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science