ITEM METADATA RECORD
Title: On the accuracy of phase sensitive detectors implemented in FPGA technology
Authors: Vandenbussche, Jean-Jacques ×
Lee, Peter
Peuteman, Joan #
Issue Date: Aug-2014
Publisher: Institute of Electrical and Electronics Engineers
Series Title: IEEE Transactions on Instrumentation and Measurement vol:63 issue:8 pages:1926-1936
Abstract: This paper investigates the possible causes of inaccuracy in a phase measurement system implemented using a digital lock-in amplifier architecture and built using FPGA technology. All contributions to the overall inaccuracy of the measurement are discussed and calculated or, when exact calculations cannot be made, their impact is carefully estimated.
The theoretically derived worst case inaccuracies are compared with practical measurement results. The paper concludes that when phase measurement systems are used with signals with a low Signal to Noise Ratio (SNR), the low-pass filter in the lock-in amplifier plays a critical role in the overall accuracy of the system whereas for applications with a high SNR the Analog to Digital Converter (ADC) is the major contributor to the overall measurement inaccuracy.
ISSN: 0018-9456
Publication status: published
KU Leuven publication type: IT
Appears in Collections:Electrical Engineering (ESAT) TC, Technology Campus Ostend
Studiegebied Industriële Wetenschappen & Technologie - VIVES Noord
Technologiecluster ESAT Elektrotechnische Engineering
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy

 




All items in Lirias are protected by copyright, with all rights reserved.

© Web of science