ITEM METADATA RECORD
Title: Positive bias temperature instabilities on sub-nanometer EOT FinFETs
Authors: Feijoo, P. C ×
Cho, M
Togo, M
San Andres, E
Groeseneken, Guido #
Issue Date: Sep-2011
Publisher: Pergamon-elsevier science ltd
Series Title: Microelectronics Reliability vol:51 issue:9-11 pages:1521-1524
Abstract: PBTI degradation on FinFETs with HfO2/TiN gate stack (EOT < 1 nm) is studied. Thinner TiN layer decreases interfacial oxide thickness, and reduces PBTI lifetime. This behavior is consistent with the results in planar devices. Corner rounding effect on PBTI is also analyzed. Finally, charge pumping measurements on devices with several fin widths devices apparently show a higher density of defects in the top-wall high-kappa oxide than in the sidewall of the fin. This could explain more severe PBTI degradation. (C) 2011 Elsevier Ltd. All rights reserved.
URI: 
ISSN: 0026-2714
Publication status: published
KU Leuven publication type: IT
Appears in Collections:Non-KU Leuven Association publications
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy

 




All items in Lirias are protected by copyright, with all rights reserved.

© Web of science