Title: Depth localization of positive charge trapped in silicon oxynitride field effect transistors after positive and negative gate bias temperature stress
Authors: Toledano-Luque, M ×
Kaczer, B
Roussel, Ph J
Franco, Jacopo
Ragnarsson, L. A
Grasser, T
Groeseneken, Guido #
Issue Date: May-2011
Publisher: American Institute of Physics
Series Title: Applied Physics Letters vol:98 issue:18 pages:-
Article number: 183506
Abstract: Positive charge trapped in the SiO(N) gate dielectric of deeply-scaled p-channel metal-oxide-semiconductor field-effect transistors is observed after both negative and positive gate bias temperature stress. Emission of elementary trapped charges is demonstrated and analyzed through the quantized threshold voltage transients observed after stress. The magnitude distribution of the threshold voltage steps is used to estimate the depth of the traps in the gate dielectric to be about 0.5 nm from the injecting silicon-dielectric interface in both cases. (C) 2011 American Institute of Physics. [doi:10.1063/1.3586780]
ISSN: 0003-6951
Publication status: published
KU Leuven publication type: IT
Appears in Collections:ESAT - MICAS, Microelectronics and Sensors
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science