|ITEM METADATA RECORD
|Title: ||Minimum area cost for a 30 to 70 Gbits/s AES processor|
|Authors: ||Hodjat, A.|
Verbauwhede, Ingrid #
|Issue Date: ||2004 |
|Host Document: ||IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2004) pages:498-502|
|Conference: ||ISVLSI 2004 date:February 19-20, 2004|
|Publication status: ||published|
|KU Leuven publication type: ||IC|
|Appears in Collections:||ESAT - COSIC, Computer Security and Industrial Cryptography (+)|
|Files in This Item:
There are no files associated with this item.
Request a copy
All items in Lirias are protected by copyright, with all rights reserved.
© Web of science