Title: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
Authors: Tiri, K.
Verbauwhede, Ingrid #
Issue Date: 2004
Publisher: IEEE
Host Document: Design, Automation and Test in Europe (DATE 2004) pages:246-251
Conference: DATE 2004 date:February 16-20, 2004
Publication status: published
KU Leuven publication type: IC
Appears in Collections:ESAT - COSIC, Computer Security and Industrial Cryptography (+)
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.

© Web of science