Title: An FPGA Implementation of a Montgomery multiplier over GF(2^m)
Authors: Mentens, Nele ×
Örs, Siddika
Preneel, Bart
Vandewalle, Joos #
Issue Date: 2004
Publisher: IEEE
Host Document: 7th IEEE Workshop on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2004) pages:121-128
Conference: DDECS 2004 date:April 18-21, 2004
Publication status: published
KU Leuven publication type: IC
Appears in Collections:ESAT - STADIUS, Stadius Centre for Dynamical Systems, Signal Processing and Data Analytics
Electrical Engineering (ESAT) TC, Technology Campus Diepenbeek
Technologiecluster ESAT Elektrotechnische Engineering
× corresponding author
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.