Title: Software Transformations to Reduce Instruction Memory Power Consumption using a Loop Buffer
Authors: Vander Aa, T.
Jayapala, M.
Barat, F.
Deconinck, Geert
Corporaal, H.
Catthoor, Francky #
Issue Date: 2003
Conference: 1ste Workshop on Optimizations for DSP and Embedded Systems (ODES), in conjunction with CGO (Int. Symp. on Code Generation and Optimization) edition:1 location:San Francisco, CA, USA date:23 March 2003
Publication status: published
KU Leuven publication type: IC
Appears in Collections:ESAT - ELECTA, Electrical Energy Computer Architectures
Associated Section of ESAT - INSYS, Integrated Systems
# (joint) last author

Files in This Item:

There are no files associated with this item.

Request a copy


All items in Lirias are protected by copyright, with all rights reserved.