

The paper is organized as follows. Section II highlights the working principles of the two architectures, leading to different VCO requirements. Section III derives the maximum SQNR and discusses the performance including phase noise. Simulation results employing a state-variable Matlab model confirm the theoretical analysis. Section IV draws conclusions.

## II. SYSTEM-LEVEL SENSOR INTERFACE ARCHITECTURES

### A. PLL-based Architecture

Fig. 1(a) shows the basic building blocks of a PLL-based system used as a sensor interface [12]–[14]. The architecture consists of two matched VCOs and a multi-bit phase detector (PD). A time-domain chopping technique introduced in [13] is employed to cancel both the DC offset from the VCOs' mismatch and the VCOs'  $1/f$  noise. Note that the multi-bit PD can be substituted by a single-bit PD and a digital PI filter to create an  $N$ -bit output, resulting in an almost equivalent system [14], avoiding the multi-bit PD nonlinearity.

1) *Working principle*: The conversion is based on the locking of the two identical VCOs: one controlled by a reference voltage ( $VCO_{ref}$ ) and one by a voltage determined by both the sensor and the feedback signal ( $VCO_{sens/fb}$ ).

2) *Locking condition*: In every sampling period  $T_{ref}$ , the oscillator  $VCO_{sens/fb}$  can lag or lead with respect to  $VCO_{ref}$ . The PD outputs an  $N$ -bit code ( $D_{out}$ ), which is the result of time-domain quantization, and thus is the digitization of the sensor signal ( $V_{in}(t)$ ). The locking condition implies that the  $VCO_{sens/fb}$  period is on average equal to the  $VCO_{ref}$  period:

$$\overline{T}_{sens/fb} = T_{ref}. \quad (1)$$

Hence, to ensure correct operation, the edge detection principle requires a voltage-to-period (V-to-T) linear VCO, modeled as follows:

$$T_{VCO} = T_0 - K_{T_1} \cdot V_{tune} \quad (2)$$

where  $T_0$  is the free-running period,  $K_{T_1}$  is the linear V-to-T gain factor, and  $V_{tune}$  is the VCO input voltage.

### B. Count-based Architecture

Fig. 1(b) shows the basic building blocks of the count-based sensor-to-digital converter. The system consists of a VCO, a counter<sup>1</sup>, a sampling clock, digital blocks and a feedback circuit. Differently from [9], the integrator has been removed, leading to first-order noise shaping. Compared to [3], the loop has been closed, requiring further digital processing to ensure the correct signal and noise transfer functions.

1) *Working principle*: The basic operation is to count the number of VCO edges that occur within each sampling clock period ( $T_s$ ). The count values are then scaled according to a reference count value ( $cnt_{ref}$ ), which can be recomputed to tackle PVT variations. Finally, a digital circuit computes the digital output ( $D_{out}$ ), which is fed back to the input.

2) *Equilibrium condition*: Due to the closed loop, the count values ( $cnt_{sens/fb}$ ) are on average equal to  $cnt_{ref}$ , meaning that the oscillator frequency ( $f_{sens/fb}$ ) is kept on average proportional to the sampling frequency ( $f_s$ ):

$$\frac{\overline{f}_{sens/fb}}{f_s} = \overline{cnt}_{sens/fb} = cnt_{ref}. \quad (3)$$

<sup>1</sup>The counter may be replaced by a multi-phase VCO output allowing higher sampling frequencies. However, the phase noise performance of the two systems differs: the phase noise of the single-phase VCO employed in the count-based architecture is degraded by  $10 \log_2 N$  when used as  $N$ -phase VCO [5]. In this brief, in order to make a fair comparison between the two architectures, the same VCO is used: the count-based architecture is thus preferred. This leads to different sampling frequencies for the two systems.




Fig. 2: Simulated output spectrum as a function of the input bandwidth with a V-to-f linear and a V-to-T linear VCO for (a) the PLL-based architecture ( $T_0 = 100\text{ns}$ ,  $K_{T_1} = 4\text{ns/V}$ ,  $N = 4$ ,  $f_s = 1/T_0 = 10\text{MHz}$ ) and (b) the count-based architecture ( $f_0 = 10\text{MHz}$ ,  $K_{f_1} = 8\text{MHz/V}$ ,  $N = 4$ ,  $f_s = 1\text{MHz}$ ). The dashed lines indicate the simulated integrated noise corresponding to the spectra with the same color.

V-to-T linear VCO	Equivalent V-to-f linear VCO
$T_0$	$f'_0 = 1/T_0 = f_0$
$K_{T_1}$	$K'_{f_1} = -K_{T_1}/T_0^2 = -K_{T_1} \cdot f_0^2$
V-to-f linear VCO	Equivalent V-to-T linear VCO
$f_0$	$T'_0 = 1/f_0 = T_0$
$K_{f_1}$	$K'_{T_1} = -K_{f_1}/f_0^2 = -K_{f_1} \cdot T_0^2$

TABLE I: V-to-T and V-to-f linear VCO parameters.

Since the count value is directly proportional to the frequency, a voltage-to-frequency (V-to-f) linear VCO is required to ensure proper functionality. The VCO frequency is thus expressed as:

$$f_{VCO} = f_0 + K_{f_1} \cdot V_{tune} \quad (4)$$

where  $f_0$  is the free-running frequency,  $K_{f_1}$  is the linear V-to-f gain factor, and  $V_{tune}$  is the VCO input voltage. The ratio  $f_0/f_s$  determines the reference count value  $cnt_{ref}$  (3).

### C. Analysis and comparison

To verify the validity of these linearity conclusions and to analyze the performance of the two time-based architectures, a time-domain state-variable-based Matlab model has been developed for the two systems. At first, the phase noise is not included to focus on the impact of the VCO linearity relationship (V-to-T or V-to-f) on the maximum SQNR. The impact of phase noise will be discussed in Section III-B.

Fig. 2(a) and Fig. 2(b) plot the simulated output spectra of the PLL-based and the count-based architecture, respectively, employing a V-to-T (2) and a V-to-f (4) linear VCOs. The equations to compute the equivalent V-to-f linear VCO starting from a V-to-T linear VCO, and vice versa, are shown in Table I. By employing a V-to-f linear VCO in the PLL-based architecture (Fig. 2(a)) and a V-to-T linear VCO in a count-based architecture (Fig. 2(b)), a noise floor appears in the spectrum limiting the ideal behavior. This confirms that in a PLL-based architecture a V-to-T linear VCO is needed to reach the maximum SQNR, while a count-based architecture requires a V-to-f linear VCO. To increase the legibility of the spectrum, the integrated noise is also plotted (dashed) [15].

In practical implementations, although the effect of the VCO nonlinearity is mitigated by the closed-loop architecture,

	PLL-based architecture	Count-based architecture
$S_{in,p-p}$	$2AK'_{f_1}$	$\frac{2\pi 2AK_{f_1}}{f_s}$
$\Delta$	$\frac{2AK'_{f_1}}{2^N}$	$2\pi$

TABLE II: Peak-to-peak signal power  $S_{in,p-p}$  and quantization step  $\Delta$  definitions for both architectures where  $A$  is the maximum signal amplitude,  $N$  the quantizer resolution,  $K'_{f_1}$  the equivalent VCO V-to-f gain (as the PLL-based architecture requires a V-to-T linear VCO),  $K_{f_1}$  the VCO frequency gain for the count-based architecture, and  $f_s$  the sampling frequency.

the use of a VCO with the non-optimal linearity relationship results in a performance loss<sup>2</sup>, as shown in Fig. 2.

### III. PERFORMANCE EVALUATION

In the bottom parts of Fig. 1(a) and Fig. 1(b), the simulation block diagrams of both architectures are depicted. In the first subsection the ideal behavior of the two systems will be derived, showing the analogy with a first-order noise-shaped  $\Sigma\Delta$  modulator operating in the phase/frequency domain instead of the voltage domain. In the second subsection the effect of the oscillator phase noise will be analyzed.

#### A. SQNR and Oversampling

The input signal power  $P_S$  is equal to  $(S_{in,p-p}/(2\sqrt{2}))^2$  where  $S_{in,p-p}$  is the peak-to-peak amplitude of the input signal. Assuming the quantization error has equal probability over the range of the quantization step  $\Delta$ , the quantization noise power can be written as  $P_Q = \frac{\Delta^2}{12} \frac{\pi^2}{3} (\frac{1}{OSR})^3$ . By definition, the SQNR is calculated as  $P_S/P_Q$ .

Table II reports the values of  $S_{in,p-p}$  and  $\Delta$  for both architectures. By replacing these values in the aforementioned formulas for  $P_S$  and  $P_Q$ , it is possible to derive the maximum SQNR equal to  $6.02N' - 3.41 + 30\log(OSR)$ . This is the well-known result for a  $\Sigma\Delta$  modulator with first-order noise shaping. For the PLL-based architecture,  $N'$  corresponds to  $N$ , the number of bits in the PD, while for the count-based architecture,  $N'$  is defined as  $N_q = \log_2(2K_{f_1}A/f_s)$ , and it also represents the quantizer resolution.

In the PLL-based architecture, the maximum SQNR depends only on  $N$ , the number of bits in the multi-bit quantizer. The system performance is not influenced by the VCO properties, except for the free-running frequency, which determines the system sampling rate. A change in the VCO gain,  $K'_{f_1}$ , does not have any impact on the ideal behavior. Moreover, the VCO gain and the number of bits in the feedback DAC can be chosen independently. On the other hand, in the count-based topology, the maximum SQNR strongly depends on the VCO gain,  $K_{f_1}$ , since the quantizer resolution,  $N_q$ , is function of  $K_{f_1}$ . Moreover, the number of bits in the feedback DAC,  $N$ , needs to be proportional to  $N_q$  in order to ensure correct behavior. In both architectures, the quantizer resolution and the number of bits in the feedback DAC can be decoupled using a digital  $\Sigma\Delta$  [9].

<sup>2</sup>The performance loss caused by the use of a VCO with the non-optimal linearity relationship depends on the number of bits in the quantizer. Increasing the number of bits allows to reduce the excited VCO frequency/period span, which appears more linear, hence decreasing the error.




Fig. 3: Simulated power spectrum without and with phase noise (-100 dBc/Hz@100 kHz offset) for (a) the PLL-based architecture ( $T_0 = 100$ ns,  $K_{T_1} = 40$ ns/V,  $N = 4$ ,  $f_s = 1/T_0 = 10$ MHz) and (b) the count-based architecture ( $f_0 = 10$ MHz,  $K_{f_1} = 8$ MHz/V,  $N = 4$ ,  $f_s = 1$ MHz). The dashed lines indicate the simulated integrated noise of the spectra with the same color. The black lines indicate the calculated theoretical results.

#### B. SNR and Phase Noise

The practically achievable SNR is limited by other sources of noise, such as the oscillator phase noise, beyond the quantization noise. The phase noise  $L(\Delta f_x)$ , expressed in dBc/Hz, represents the noise power density at an offset frequency  $\Delta f_x$  from the carrier frequency  $f_0$ . The  $1/f^2$  phase noise power of the oscillator is:

$$P_{pn,f,PLL} = \pi L(\Delta f_x) \Delta f_x^2 \cdot \frac{f_0}{OSR} \quad (5)$$

$$P_{pn,\phi,COUNT} = 16\pi L(\Delta f_x) \Delta f_x^2 \cdot \frac{1}{f_s} \frac{1}{OSR} \quad (6)$$

for the PLL-based [14] and the count-based architectures [5], respectively. The free-running frequency of the VCOs,  $f_0$ , in the PLL-based architecture, and the clock frequency,  $f_s$ , in the count-based architecture represent the sampling rate of the two systems, respectively. The total noise power is then determined by the sum of the quantization noise power  $P_Q$ , derivable from Table II, and the phase noise power  $P_{pn}$  (5) and (6).<sup>3</sup>

Fig. 3(a) and Fig. 3(b) plot the simulated power spectrum with and without phase noise for the PLL-based and the count-based architectures, respectively. Two regions can be distinguished: the first one where the phase noise dominates the quantization noise (flat spectrum), and the second one where the quantization noise dominates the phase noise (20dB/decade spectrum). In order to increase the legibility of the spectra and to compare the simulation results with the theoretical analysis, the integrated noises of the spectra are plotted in Fig. 3 as dashed line with the corresponding spectrum color. In both architectures, the simulated integrated noise is in agreement with the theoretical analysis, shown as black line, for both settings (with and without phase noise). In the simulations, the rms cycle-to-cycle jitter of the oscillator is calculated from the  $1/f^2$  phase noise using  $\sigma_c^2 = L(\Delta f_x) \Delta f_x^2 / f_0^3$  [16].

Considering the PLL-based architecture, when the phase noise dominates, which is the typical operating region,  $P_{pn}$

<sup>3</sup>Note that the formulas that express the signal power  $P_S$  and the quantization noise power  $P_Q$ , both derivable from Table II, and the formulas for the phase noise power  $P_{pn}$  (5) and (6) have the unit [Hz<sup>2</sup>] for the PLL-based architecture, while being dimensionless for the count-based architecture.




Fig. 4: SNR as a function of the input bandwidth for the PLL-based architecture with  $-100$  dBc/Hz@100 kHz offset phase noise for (a) different numbers of bits in the multi-bit PD ( $T_0 = 100$ ns,  $K_{T1} = 20$ ns/V) and (b) different VCO period gains ( $T_0 = 100$ ns,  $N = 4$ ).




Fig. 5: SNR as a function of the input bandwidth for the count-based architecture with  $-100$  dBc/Hz@100 kHz offset phase noise for (a) different sampling clock frequencies ( $f_0 = 10$ MHz,  $K_{f1} = 8$ MHz/V) and (b) for different VCO frequency gains ( $f_0 = 10$ MHz).

is (much) larger than  $P_Q$ , the SNR can be equated as follows:

$$\begin{aligned} \text{SNR}_{pn,PLL} &= 20\log(K'_{f1}A/\sqrt{2}) \\ &\quad - 10\log(\pi L(\Delta f_x)\Delta f_x^2 f_0) + 10\log(\text{OSR}) \\ &= 10\log\left(\frac{(K'_{f1}A)^2}{\pi 4L(\Delta f_x)\Delta f_x^2 f_{in}}\right), \quad (7) \end{aligned}$$

meaning that in the phase-noise-limited region of operation, increasing the number of bits  $N$  does not increase the SNR by 6.02dB for each bit. Fig. 4(a) indeed shows that simulation results for all number of bits  $N$  are within few dB of the theoretical value (7). However, in contrast to the ideal case, the oscillator gain  $K_{T1}$  starts to influence the SNR performance when the phase noise is included, as shown in Fig. 4(b), confirming (7). The  $+10\log(\text{OSR})$  behavior instead of  $+30\log(\text{OSR})$  is also visible in the plots.

For the count-based topology, the VCO frequency gain  $K_{f1}$  plays an important role in determining the SNR in both the ideal and the non-ideal case. The phase-noise-limited SNR (when  $P_{pn} \gg P_Q$ ) can be expressed as:

$$\begin{aligned} \text{SNR}_{pn,COUNT} &= 20\log(K_{f1}A/\sqrt{2}) \\ &\quad - 10\log(4/\pi L(\Delta f_x)\Delta f_x^2 f_s) + 10\log(\text{OSR}) \\ &= 10\log\left(\frac{\pi(K_{f1}A)^2}{16L(\Delta f_x)\Delta f_x^2 f_{in}}\right). \quad (8) \end{aligned}$$

As shown in Fig. 5(a), the SNR does not depend anymore on the sampling frequency  $f_s$  for a given bandwidth. Increasing the VCO gain improves the SNR, as shown in Fig. 5(b).




Fig. 6: SNR as a function of the oscillator phase noise for (a) the PLL-based architecture ( $T_0 = 100$ ns) and (b) the count-based architecture ( $f_0 = 10$ MHz,  $f_s = 1$ MHz,  $N = 4$ ) for an input bandwidth of 100 Hz for different system parameter values (e.g.  $N$ ,  $K_{T1}$ ,  $K_{f1}$ ).

However, the VCO gain strictly influences the achievable phase noise. A high-gain VCO usually shows a larger phase noise than a low-gain VCO at the same free-running frequency.

It is interesting to notice that in the PLL-based architecture operating in the phase-noise-limited region, the SNR (7) has lost its dependency on the number of bits  $N$  (see Fig. 4(a)) compared to the maximum SQNR. Similarly, in the count-based architecture operating in the phase-noise-limited region, the SNR (8) has lost its dependency on the sampling frequency  $f_s$  (see Fig. 5(a)) compared to the maximum SQNR. Moreover, both architectures show the same dependency on the VCO gain (see also Fig. 4(b) and Fig. 5(b)).

Fig. 6 summarizes the SNR results for both systems. In Fig. 6(a), for the PLL-based topology, it is visible how the number of bits,  $N$ , in the multi-bit PD influences the SNR when the phase noise is negligible (left part), while the VCO gain  $K_{T1}$  has no influence. On the other hand, when the phase noise starts dominating (right part), the VCO gain influences the SNR, while  $N$  has no effect on the performance. Fig. 6(b) plots the SNR as a function of the phase noise for the count-based architecture, showing the effect of the oscillator gain  $K_{f1}$  in both regions (quantization noise dominant (left part) and phase noise dominant (right part)). The vertical dashed line limits the design space region, since practical  $1/f^2$  phase noise values for  $\Delta f = 100$ kHz and  $f_0 = 10$ MHz are typically around or above  $-120$ dBc/Hz.

In practical implementations, at very low bandwidths, which is the case for sensor interface applications, the system performance is limited by the oscillator phase noise<sup>4</sup>. It is, therefore, interesting to compare the performance of these two time-based architectures under this condition. Fig. 7 plots the SNR as a function of the input bandwidth for both the PLL-based and the count-based architectures. In order to have a fair comparison, the same VCO and phase noise are used in the simulations. As stated in Section II, the PLL-based architecture requires a V-to-T linear VCO, while the count-based architecture requires a V-to-f linear VCO. The proper VCO has been used in the simulations (Table I). The count-based architecture shows a 4dB better SNR in the

<sup>4</sup>In this brief only the  $1/f^2$  oscillator noise is considered. The  $1/f$  noise can be canceled by means of chopping [13] in a PLL-based architecture. In a count-based architecture, the VCO flicker noise can be tackled by means of negative feedback [17].






Fig. 7: SNR as a function of the input bandwidth for the PLL-based and the count-based architectures employing the same VCO ( $f_0 = 10\text{MHz}$ ,  $K_{f1} = 6.6\text{MHz/V}$ ). The VCO phase noise is equal to  $-100\text{ dBc/Hz}@100\text{ kHz}$  offset.




Fig. 8: SNR as a function of the input bandwidth for (a) the PLL-based and (b) the count-based architectures employing the same VCO ( $f_0 = 10\text{MHz}$ ,  $K_{f1} = 6.6\text{MHz/V}$ ) but with a different linearity relationship (see Table I).

phase-noise-limited region (low bandwidth), confirming the theoretical result that is obtained by comparing (7) and (8) when the same VCO, the same phase noise and the same signal amplitude are used:

$$\text{SNR}_{pn,COUNT} - \text{SNR}_{pn,PLL} = 10\log(\pi^2/4) \approx 4\text{dB}. \quad (9)$$

The transition from the phase-noise-limited to the quantization-noise-limited SNR is visible at high frequencies.

Fig. 8 shows that the use of the non-optimal VCO (see Sec. II) can further degrade the system performance (orange squares). However, by increasing the quantizer resolution, the excited range in the VCO characteristic reduces, hence appearing more linear, thus reducing the error due to using the non-optimal linearity relationship, which becomes negligible compared to phase noise. The optimization of  $N$  depends on the system architecture, and the VCO gain and phase noise.

### C. Design guidelines

The two time-based closed-loop architectures studied here theoretically have similar performance. However, the PLL-based system requires matched VCOs [14]; time-domain chopping relaxes this requirement [13]. The count-based topology intrinsically avoids this demand by employing only one VCO, which also leads to a lower power consumption. However, thanks to its pseudo-differential architecture, the PLL-based system is more robust against common-mode disturbances. This architecture is therefore suitable for differential sensors read-out, while the count-based system is a good candidate for interfacing single-ended sensors.

## IV. CONCLUSION

This paper has analyzed and compared the achievable performance of two major time-based closed-loop sensor

interface architectures: PLL-based and count-based. The theoretical derivations have been validated by means of state-variable-based Matlab simulations. The different working principles of the two systems have been highlighted, leading to different VCO requirements in terms of gain linearity (V-to-T or V-to-f). Formulas describing the maximum SQNR have been derived for both architectures. Since the oscillator phase noise is the limitation in practice, equations to predict the practically achievable SNR have been derived and validated by simulations. Different trade-offs and considerations for the design of both architectures have been presented.

## ACKNOWLEDGMENT

The authors would like to thank VLAIO for its financial support and Melexis for its technical and financial support.

## REFERENCES

- [1] G. Gielen *et al.*, "Time-Based Sensor Interface Circuits in CMOS and Carbon Nanotube Technologies," *IEEE Trans. Circuits Syst. I*, vol. 63, no. 5, pp. 577-586, May 2016.
- [2] M. Hoviv, A. Olsen, T. S. Lande and C. Toumazou, "Delta-sigma modulators using frequency-modulated intermediate values," *IEEE JSSC*, vol. 32, no. 1, pp. 13-22, Jan 1997.
- [3] J. Kim and S. Cho, "A time-based analog-to-digital converter using a multi-phase voltage-controlled oscillator," in *Proc. ISCAS*, pp. 3934-3937, May 2006.
- [4] E. Gutierrez *et al.*, "A Pulse Frequency Modulation VCO-ADC in 40nm," *IEEE Trans. Circuits Syst. II*, to be published.
- [5] J. Kim, T. Jang, Y. Yoon and S. Cho, "Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter," *IEEE Trans. Circuits Syst. I*, vol. 57, no. 1, pp. 18-30, Jan. 2010.
- [6] M. Park and M. Perrott, "A 0.13m CMOS 78dB SNDR 87mW 20MHz BW CT ADC with VCO-based integrator and quantizer," in *Proc. ISSCC*, pp. 170-171, 171a, 2009.
- [7] S. Dey, K. Reddy, K. Mayaram and T. S. Fiez, "A 50 MHz BW 76.1 dB DR Two-Stage Continuous-Time DeltaSigma Modulator With VCO Quantizer Nonlinearity Cancellation," *IEEE JSSC*, vol. 53, no. 3, pp. 799-813, March 2018.
- [8] T. Kim, C. Han and N. Maghari, "A 4th-Order Continuous-Time Delta-Sigma Modulator Using 6-bit Double Noise-Shaped Quantizer," *IEEE JSSC*, vol. 52, no. 12, pp. 3248-3261, Dec. 2017.
- [9] P. Prabha *et al.*, "A Highly Digital VCO-Based ADC Architecture for Current Sensing Applications," *IEEE JSSC*, vol. 50, no. 8, pp. 1785-1795, Aug. 2015.
- [10] K. Reddy, S. Dey, S. Rao, B. Young, P. Prabha and P. K. Hanumolu, "A 54mW 1.2GS/s 71.5dB SNDR 50MHz BW VCO-based CT  $\Delta\Sigma$  ADC using dual phase/frequency feedback in 65nm CMOS," in *Proc. VLSI*, pp. C256-C257, 2015.
- [11] K. Lee, Y. Yoon and N. Sun, "A 1.8mW 2MHz-BW 66.5dB-SNDR ADC using VCO-based integrators with intrinsic CLA," in *Proc. CICC*, pp. 1-4, 2013.
- [12] J. Van Rethy, H. Danneels, V. De Smedt, W. Dehaene and G. E. Gielen, "Supply-Noise-Resilient Design of a BBPLL-Based Force-Balanced Wheatstone Bridge Interface in 130-nm CMOS," *IEEE JSSC*, vol. 48, no. 11, pp.2618-2627, Nov., 2013.
- [13] J. Marin, J. Van Rethy, J. Vergauwen and G. Gielen, "Digital-domain Chopping Technique for High-Resolution PLL-based Sensor Interfaces," *Sensors and Actuators A: Physical*, vol. 249, Aug., 2016.
- [14] J. Van Rethy, H. Danneels and G. Gielen, "Performance analysis of energy-efficient BBPLL-based sensor-to-digital converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 8, pp. 2130-2138, Aug. 2013.
- [15] S. Pavan, R. Schreier, G. Temes, *Understanding Delta-Sigma Data Converters*, IEEE, 2017.
- [16] A. Demir, A. Mehrotra and J. Roychowdhury, "Phase noise in oscillators: a unifying theory and numerical methods for characterisation," *IEEE DAC*, pp. 26-31, 1998.
- [17] P. Park, D. Ruffieux and K. A. A. Makinwa, "A Thermistor-Based Temperature Sensor for a Real-Time Clock With  $\pm 2$  ppm Frequency Stability," *IEEE JSSC*, vol. 50, no. 7, pp. 1571-1580, July 2015.