Identification of System Scenarios in Dynamic Embedded Systems with Wide-Range Parameters

ELENA HAMMARI and PER GUNNAR KJELDSBERG, Norwegian University of Science and Technology, Norway

FRANCKY CATTHOOR, IMEC, Belgium and KU Leuven, Belgium

Dynamic embedded systems represent a growing subclass of embedded systems where the costs of exploitation depend on the input data of the application running in it. The variations come from changing values of data-dependent variables, called parameters, that cause a data-dependent usage of platform resources.

The data-dependency of the costs and the typical tight constraints of embedded systems make the implementation and optimization of such systems challenging. The system-scenario-based design methodology provides a systematic way of implementing such systems. The system is optimized for a set of its typical cost-behaviors, called system scenarios, and a support mechanism is added to detect the active system scenario at run-time and switch the platform configuration to the optimal setting for that system scenario.

State-of-the-art techniques for identification of system scenarios either apply only to parameters with limited number of possible values or ignore important overheads of the system scenario mechanism. The method in this paper instead targets systems with parameters having a wide range of possible values. A cost function is defined that takes into account the overheads, and the method uses a global optimization heuristic to determine an optimized system scenario set. The user can either define the target number of system scenarios or apply the method on a range of possible scenario numbers.

The proposed approach is evaluated on a biomedical embedded system with the goal to minimize the overall energy consumption while meeting its hard real-time deadline. The experiments resulted in 8% energy reduction compared with the existing system scenario identification approach and 16% energy reduction compared with the implementation without system scenarios, where the dynamic behavior was handled by an energy-aware run-time scheduler. We started with five system scenarios and reduced the number of scenarios to two using the guidance from the tool and in-system evaluation.

CCS Concepts: • **Computer systems organization** → **Embedded systems**; *Firmware*; Real-time systems;

Additional Key Words and Phrases: Dynamic embedded systems, system-scenario-based design methodology

ACM Reference Format:

Elena Hammari, Per Gunnar Kjeldsberg, and Francky Catthoor. 2010. Identification of System Scenarios in Dynamic Embedded Systems with Wide-Range Parameters. *ACM Trans. Web* 9, 4, Article 39 (March 2010), 20 pages. <https://doi.org/0000001.0000001>

Authors' addresses: Elena Hammari, Elena.Hammari@ntnu.no; Per Gunnar Kjeldsberg, Per.Gunnar.Kjeldsberg@ntnu.no, Norwegian University of Science and Technology, Department of Electronic Systems, O.S. Bragstads plass 2b, Trondheim, NO-7491, Norway; Francky Catthoor, IMEC, Kapeldreef 75, Leuven, 3001, Belgium, KU Leuven, Department of Electrical Engineering, Leuven, Belgium, Francky.Catthoor@imec.be.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© 2009 Association for Computing Machinery.

1559-1131/2010/3-ART39 \$15.00

<https://doi.org/0000001.0000001>

1 INTRODUCTION

Modern real-time embedded systems are becoming more complex and dynamic in nature, requiring a varying amount of computation time and resources dependent on the input data and environmental factors. At the same time, their costs are tightly constrained by the environment, limited resources, quality and performance requirements. These trends triggered development of the system-scenario-based design methodology [8] that optimizes the system for a set of different cost-behaviors, called system scenarios, and implements mechanisms for their efficient detection/prediction, execution, and switching by run-time reconfiguration of available system settings. The methodology has been developed further during the last decade, and new techniques have been proposed for system scenario identification [20], [10], prediction and switching [21]. The methodology has also been adapted to new contexts such as energy-efficient memory design [6] and evaluated for new designs, e.g. a scalable 3D graphics application on a heterogeneous multi-processor platform [17]. The focus of this paper is on the identification of system scenarios, i.e. the clustering of all behaviors of the system into a number of distinguishable groups with similar costs for their further efficient execution at run-time by adaption of the built-in system configuration.

State-of-the-art system scenario identification methods [20], [8], [10], can be classified by the level of abstraction of the system scenarios. When dynamic behavior occurs within an application having a single thread of control, intra-thread-frame system scenarios are used. For dynamic behavior occurring between multiple threads of control executed at the same time, inter-thread-frame system scenarios are used and their identification is described in [20]. Methods for identification of intra-thread-frame system scenarios [8], [10] assume that the different behaviors of the system causing the varying costs come solely from the different values of the control flow variables, called parameters. They are further subdivided into two groups based on what type of parameters they target. The first type of parameters includes data-dependent control variables that have a limited number of possible values allowing use of efficient enumeration/bottom-up clustering methods for scenario identification and detection/prediction. To this group belongs scenario identification method presented in [8]. The second type of parameters includes data-dependent control variables that have large number of possible values making enumeration-based methods infeasible. Polyhedral subdivision of parameter space [10] can be used instead. The method presented here belongs also to this group.

The goal of intra-thread-frame system scenario identification is to obtain the set of system scenarios that optimizes the overall cost(s) of the system, taking into consideration the overheads of system reconfiguration and the costs added by the system scenario mechanism itself. These includes the clustering cost, that accounts for the difference between the actual behavior of the system and the behavior of the system scenario it has been clustered into, system scenario storage, prediction/detection and switching costs. The previous system scenario identification method [10] took into consideration the storage and detection costs by ensuring that all identified system scenarios have equal probability of occurrence, do not overlap and have convex borders for the most efficient detection. It did not optimize explicitly clustering and switching costs, however, as its main focus was to enable system scenario identification for parameters with large number of possible values. The method presented in this paper builds on the previous method and optimizes explicitly clustering and switching costs in its optimization function.

The paper is organized as follows. Section 2 provides an overview of the system-scenario-based design methodology and the system scenario identification step. Section 3 discusses the framework for the current work, its assumptions and limitations. In Section 4 the problem of scenario identification is defined and the proposed methodology is described. The experimental results are

Design-time flow: **Run-time flow:**

Fig. 1. System-scenario-based methodology. The solid parts are applied to all systems, while the dashed parts are optional.

presented and discussed in Section 5. Finally, Section 6 concludes the paper. There are two appendices that present mathematical details on the modeling of the experimental platform.

2 OVERVIEW OF SYSTEM-SCENARIO-BASED DESIGN METHODOLOGY

An overview of the system-scenario-based design methodology [8] is shown in Figure 1.

The methodology is developed for efficient design of dynamic embedded systems, where the cost(s) of exploitation depends on input data. It takes in the design as an input and transforms it to a system-scenario-based design through the steps indicated in the top subfigure. System scenario identification is the first step of the design flow. It consists of two steps:

- **Identification of parameters of the application.** Parameters are the control variables with the most dynamic impact on the cost to be minimized. Depending on the size of the problem, this can either be done manually or using the automated dynamic impact analysis: based on static analysis [9], design profiling [7] or a hybrid version of both.
- **Design profiling and clustering of parameter values by the observed system cost into system scenarios.** Enumeration-based system scenario clustering [8] and system scenario clustering based on polyhedral subdivision of parameter space [10] are the two state of the art methods applicable for small and large parameter value definition ranges respectively.

Identified system scenarios represent the base system scenarios that are subsequently used to design the system scenario predictor/detector, optimize the design for each system scenario in the exploitation step, select configuration switching policy, implement an efficient switching mechanism and a mechanism to calibrate the system scenario design at run-time. The calibration step is optional.

The bottom subfigure shows the run-time operation of the system-scenario-based design. Each of the steps requires additional system resources and incurs an overhead cost that must be taken into account. The way system scenarios are clustered has direct impact on how easy/difficult it is to detect/predict them, how efficiently the system executes in each scenario, how often system scenarios (and therefore also system configurations) switch, and how much calibration is needed at run-time. Here we will only concentrate on systems without calibration, because calibration is optional and typically applied only to larger, soft real-time systems.

When system parameters have values with large definition ranges, system scenario clustering based on polyhedral subdivision of parameter space [10] is used. The technique in [10] produces base system scenarios from profiling of the application on the hardware platform without use of a system scenario mechanism. Thus, the base system scenarios do not take into account the run-time costs of the system scenario mechanism. The target number of system scenarios S is specified by the designer. Base system scenarios are nevertheless useful as a starting point for system-scenario-based design. The algorithm in [10] makes an effort to minimize the storage and detection costs of base system scenarios. Only frequently occurring system scenarios are stored, which is achieved by balancing the clusters based on the probability of occurrence. The parameter value regions of system scenarios are represented by non-overlapping convex polytopes with minimum number of vertices. At run-time, the detection can be done efficiently by checking which of the regions contains the observed parameter values. In the computational geometry community, this is known as the data location problem, and existing algorithms can be used [3].

In this paper we present a method to refine, or train, the base system scenarios from [10] to minimize also the clustering and switching costs of the final system. When parameter values are clustered into system scenarios, the cost of running the system at the given values of parameters is approximated by the maximum cost for all parameter values in that cluster. This overestimation affects the scheduling and assignment of resources for each system scenario in the exploitation step of the system-scenario-based design methodology. The resulting cost is referred to as clustering cost. In addition, the placement of system scenario borders, i.e. the parameter value regions, have an impact. If the observed parameter values cross the system scenario borders very often, the system scenarios will often switch and raise the number of system configuration switches, resulting in increased switching cost.

Earlier work on identification of system scenarios for parameters with small number of possible values [8] takes into account switching costs by merging neighboring system scenarios with many switches between them. Such merging will increase clustering cost of system scenarios. The method here, on the other hand, moves the system scenario borders between the neighboring scenarios gradually and searches for the border placement that minimizes the sum of the overheads. The results in Section 5 show that they do matter in the final outcome.

3 PLATFORM ASSUMPTIONS AND LIMITATIONS

3.1 Multiple system configurations

We consider an embedded system having multiple settings/configurations m that can be used for optimization of system performance and cost. When an application is run in the system, the configuration of system settings can be changed based on the resource requirements of the application tasks. If we assume that the switch of the application has no overhead and run the application tasks with system configuration that is optimal for their resource requirements, the overall cost of the application run (i.e. energy consumption) will be minimized.

In reality, a switch of a system's configuration incurs an additional cost. Generally, this cost depends on which configurations the system is switching between and can also be different for

different directions of a configuration switch. For example, in systems utilizing dynamic voltage and frequency scaling (DVFS), time and energy overheads are different for up- and downscaling of voltage [18]. For a given configuration switch in a given direction $i \rightarrow j$, the cost c_{ij} is constant. The overheads of all configuration switches in the system are hence predefined and precomputable. This allows us to specify them at design-time in a configuration switch matrix C as shown in Equation 1.

$$C = \begin{bmatrix} 0 & c_{12} & c_{13} & \dots & c_{1m} \\ c_{21} & 0 & c_{23} & \dots & c_{2m} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ c_{m1} & c_{m2} & c_{m3} & \dots & 0 \end{bmatrix} \quad (1)$$

3.2 System scenario compliant run-time scheduler

The system contains a run-time scheduler that performs scheduling of application tasks and guarantees real-time deadlines. The scheduler must be system-scenario-compliant, meaning that the following two requirements are satisfied:

- (1) The scheduler must be able to take in the active system scenario identified by the scenario detector and use the scenario's estimated cost(s) when calculating the new task schedule.
- (2) The scheduler must collaborate with the system scenario switching mechanism, that decides on the assignment of resources and switching of system configurations.

Requirement 2 is crucial when the execution time of the task is interdependent with the cost(s) that system scenarios are designed to optimize. E.g., lowering of operational frequency/voltage will increase the execution time of an application task. Also, a system configuration switch will typically take a certain time. In both situations, the switching mechanism and the run-time scheduler must work together to minimize the cost(s) while still meeting the real-time deadline.

In our experimental work we used the TCM RT scheduler ([16], Ch.6), which is a real-time run-time scheduler that can be easily modified to satisfy Requirement 1. More effort is needed to adapt it to Requirement 2, however. For our experiments we have made a crude DVFS switching mechanism to demonstrate our techniques.

4 SYSTEM SCENARIO IDENTIFICATION

4.1 Problem definition

Given a dynamic application with a single thread and multiple tasks running in an embedded system. We will only consider the case when a single application is running on the platform. The extension for multiple applications and/or threads is beyond the scope of this specific paper. The cost of running the application varies with different input data. Dynamic input analysis has identified P parameters $\xi_1, \xi_2, \dots, \xi_P$ of the dynamic application, i.e. the internal software variables having the most dynamic impact on the cost of the application. The application has also been profiled on a representative training set of input data and each task run i has been characterized in terms of a cost c and the corresponding values of the parameters $\xi_1(i), \xi_2(i), \dots, \xi_P(i)$, resulting in a signature s in Equation 2. In total N signatures have been obtained from the profiling, covering all possible parameter values. Note that, as described in [16], the cost of a signature may be represented by a Pareto curve if it involves a trade-off between different cost parameters, e.g. between time and energy.

$$s(i) = \{\xi_1(i), \xi_2(i), \dots, \xi_P(i); c(i)\}, \text{ where } i = 1, 2, \dots, N \quad (2)$$

The goal of system scenario identification is to cluster signatures with similar costs in S groups called system scenarios and identify the underlying parameter value regions of each system scenario to be used in scenario detection/prediction. The number of scenarios, S , is specified by the designer and represents either the target or the maximum allowed number of system scenarios. The output of the system scenario identification is a system scenario set, where each system scenario, j , represents a signature cluster. Each system scenario is described by a tuple: its P -dimensional parameter value region H_j (which can be a union of multiple convex and possibly disjoint sub-regions) and the worst case cost $c_{\max}^j = \max (c(i) \mid (\xi_1(i), \xi_2(i), \dots, \xi_P(i)) \in H_j)$ for that parameter region, see Equation 3. Parameter value regions specify system scenario borders, within which the cost is bounded by the worst case cost.

$$\text{system_scenario}(j) = \left(H_j \in \mathbb{R}^P; c_{\max}^j \right), \text{ for } j = 1, 2, \dots, S \quad (3)$$

A high quality system scenario set minimizes the total cost of running the application on the target platform, taking into consideration overhead costs added by the system scenario mechanism itself. Three types of overhead costs are present in all system scenario-based designs and should be minimized by the system scenario identification algorithm:

- Clustering cost $C_{\text{clustering}}$. Each system scenario j represents the cost of all task runs with signatures clustered into that system scenario by the single, highest cost $c_{\max}^j$, while in reality the cost of some task runs are lower than this highest cost, resulting in an overestimation error. The sum of all overestimation errors for all system scenarios during the training run of the application is called the clustering cost. To reduce this clustering cost, the signatures in each system scenario should have as similar cost as possible to the highest cost of the system scenario.
- Detection/prediction cost $C_{\text{detection}}$. Detection/prediction of the upcoming system scenario is done at run-time before task execution by comparing the run-time values of parameters to the stored parameter value regions of each system scenario. Thus identifying the system scenario that the observed parameter values belong to. The complexity of this comparison-based search and the additional cost of detection/prediction depends on the number and characteristics of the parameter value regions of each system scenario and the algorithm used for detection/prediction. Each parameter value region H_j is a bounded P -dimensional polytope that can be represented by an intersection of n_j half-spaces. Algorithms for checking whether a point lies within such polytope takes $O(\log n_j)$ time, provided the polytope is convex [3]. Non-convex polytopes must first be subdivided into convex polytopes. To minimize the detection/prediction cost, the number of parameter value regions should be as small as possible, the parameter value regions should be convex and have minimum number of vertices. The number of vertices is minimal when the polytope is represented by facet-defining half-spaces. It is also required that the parameter value regions of different scenarios do not overlap, otherwise detection/prediction will be ambiguous.
- Switching cost $C_{\text{switching}}$. System scenarios are used by the run-time scheduler to select the optimal system configuration. The change of system configuration requires additional cost as given by Equation 1. The switching cost is defined as the sum of costs of all configuration switches occurring during the training run of the application. When a scenario switch occurs, a decision will also be made as to whether a configuration switch should take place. The placement of scenario borders during the identification phase will thus strongly affect the number of switches/configuration changes. To minimize switching cost, system scenario

borders should be placed in such a way that they trigger a minimized number of high-cost configuration switches

In addition to minimizing the costs above, system scenarios should be balanced. This ensures that all stored system scenarios are encountered at run-time with similar probability. This optimizes the storage overhead of system scenarios.

4.2 Proposed methodology for system scenario identification

The problem of finding the optimal system scenario set that minimizes the total running cost of the application, including system scenario overheads mentioned in Section 4.1, does not have a general analytical solution. It depends too much on the target embedded system, the implemented resource scheduling and assignment policies, the configuration switching mechanism, and the type of cost(s) to be optimized. However, if we model this optimization problem as a black-box with system scenarios as inputs and measured total cost as an output, we can use existing global optimization approaches, e.g. simulated annealing [13], to find the optimal system scenario set in a general way, applicable in many different contexts.

Given N task run signatures from Equation 2. The designer specifies that S system scenarios shall be identified from the signatures. Let $X = (H_1, H_2, \dots, H_S)$ specify the parameter value regions, i.e the borders of the system scenarios. Let $C_{\max} = (c_{\max}^1, c_{\max}^2, \dots, c_{\max}^S)$ specify the worst case costs of the system scenarios.

We define a function $f_D(X)$ representing the average total cost of running the application on the target platform, using the system scenarios, with D different training data inputs. The different components of the cost function are presented in Equation 4: the costs of detecting/predicting system scenarios, $C_{\text{detection}}(X)$, switching system configurations, $C_{\text{switching}}(X)$, and executing the application tasks on the target platform, $C_{\text{exploitation}}(X)$. Note that the cost of executing the application tasks here also include clustering cost, i.e. the added cost of using the system scenario's worst-case cost approximation for the task instead of its real execution cost in the system's run-time resource manager.

$$f_D(X) = \frac{1}{D} \left(C_{\text{detection}}(X) + C_{\text{switching}}(X) + C_{\text{exploitation}}(X) \right) \quad (4)$$

The function $f_D(X)$ is the objective function that system scenario identification will minimize. We set up the global optimization problem as presented in Algorithm 1.

ALGORITHM 1: Scenario identification by global optimization

Input: Initial set of S balanced system scenarios $\{X^0; C_{\max}^0\}$

Output: Optimized set of S system scenarios

$$\{X^{\text{opt}} = (H_1, H_2, \dots, H_S); C_{\max}^{\text{opt}} = (c_{\max}^1, c_{\max}^2, \dots, c_{\max}^S)\}$$

- 1 **Problem setup:** Find X that minimizes $f_D(X) = \frac{1}{D} \left(C_{\text{detection}}(X) + C_{\text{switching}}(X) + C_{\text{exploitation}}(X) \right)$,
 - 2 bounded by: $\text{distance}(X, X^0) \leq d$
 - 3 such that: $H_m \cap H_k = \emptyset \forall m \neq k \in [1, S]$
 - 4 and $c_{\max}^j = \max \left(c(i) \mid (\xi_1(i), \xi_2(i), \dots, \xi_P(i)) \in H_j \right)$, where $j \in [1, S]$ and $i \in [1, N]$
-

The input of Algorithm 1 is an initial set of S balanced system scenarios that are coarse-grain clustered based on the execution cost of the tasks given by the signatures in Equation 2. The method in [10] can be used to perform the initial clustering.

The target of Algorithm 1 is the optimal set of S system scenarios that takes into consideration system scenario overhead costs.

The algorithm will move the outermost signatures between the system scenarios in order to find the optimal placement of system scenario borders X such that the overall cost function $f_D(X)$ is minimized (line 1). For a given system scenario set, the objective function $f_D(X)$ is evaluated by running the application D times on the representative training input data set. The costs $C_{\text{detection}}(X)$, $C_{\text{switching}}(X)$, and $C_{\text{exploitation}}(X)$ are measured and the average overall cost per application run $f_D(X)$ is calculated. By evaluating the scenario set on multiple runs of the application, we take into account the data-dependency of the costs and the frequency of occurrence of each system scenario so they remain balanced and applicable to data inputs in later system exploitation.

We bound the search by only moving signatures that lie within a distance d from the initial system scenario borders X^0 (line 2). This boundary condition reduces the total number of moves and is used to ensure that the signatures are only moved between the neighboring system scenarios. Since the initial system scenarios are already clustered based on the biggest cost in the objective function $f_D(X)$, the system scenario borders X need to be moved only a limited distance to explore the effect of the overheads of the system scenario mechanism on $f_D(X)$. The maximum distance d in case of two neighboring scenarios is given by the minimal of the distances from the initial scenario border to the center of the spheres inscribed in the parameter region polytopes of the scenarios that the border separates. If the designer specifies this maximum distance as the bound for each scenario border, the algorithm will allow that all signatures in one scenario (except the center one) are moved to the neighboring scenarios during optimization. If the final solution in this case contains some single-signature scenarios, the result indicates that the number of scenarios is too high and should be reduced to optimize the total cost. The designer can also specify a distance d less than the maximum. The smaller the value d , the less signatures are allowed to move. This can produce less optimal results, but will ensure that the number of final system scenarios is the same as the user have specified.

After each move, the parameter value regions H_m and H_k of the two system scenarios involved in the move must be updated. They should also still be convex and non-overlapping (line 3). This can be done by applying CONVEXHULL, OVERLAP and ADJUST BORDER functions from [10]. Also the system scenario cost c_{max}^j of the two system scenarios must be updated - the new cost is the maximum signature cost $c(i)$ within the new parameter value region H_j (line 4).

The complexity of the global optimization algorithm depends on the search space for the possible placement of scenario borders, the algorithm used to move the borders, and the time it takes to evaluate each scenario set on the training input data set.

The search space for the optimal X depends on the number of parameters P and their definition space (i.e. all possible values $n_1 \cdot n_2 \cdot \dots \cdot n_P$) and the number of scenarios S . The definition space of the parameters can be very large, but limited by the total number of signatures N in the initial profiling used to identify the base system scenarios, as the signatures should cover all possible parameter values with different exploitation costs.

The time needed for evaluation of a scenario set depends on the run time of the application on the target platform T_{app} with enabled system scenario mechanisms for system scenario detection, switching and execution, and the number of training runs D .

While the number of parameters and scenarios is typically kept low, it is desired to perform an extensive profiling and system scenario training to cover the different parameter values and their combinations that may be encountered in the exploitation of the system. The complexity of the overall global optimization algorithm can therefore be roughly estimated by $O(N \cdot D \cdot T_{\text{app}})$. The system scenario identification algorithm thus requires a considerable amount of time, but needs to be run only once or a couple of times (if the reduction of system scenarios is indicated) during design time to obtain the optimized set of system scenarios.

5 EXPERIMENTAL RESULTS

5.1 Experimental setup

Table 1. Experimental platform based on ATSAM4LC4CA microcontroller

(a) Characteristics of power modes					
Power modes	PS0 Mode	I0 Mode	I1 Mode	I2 Mode	PS1 Mode
Frequency [MHz]	40	33	26	19	12
Voltage [V]	1.80	1.65	1.50	1.35	1.20
Dynamic power [mW]	21.38	14.82	9.65	5.71	2.85
Static power [mW]	4.32	3.25	2.44	1.80	1.32
Total power [mW]	25.70	18.08	12.09	7.52	4.17

(b) DVFS time overhead [μ s]					
	PS0	I0	I1	I2	PS1
PS0	0.00	30.00	30.00	30.00	30.00
I0	31.05	0.00	30.00	30.00	30.00
I1	33.51	31.05	0.00	30.00	30.00
I2	37.06	33.56	31.15	0.00	30.00
PS1	41.51	37.28	33.94	31.39	0.00

(c) DVFS energy overhead [μ J]					
	PS0	I0	I1	I2	PS1
PS0	0.00	-0.66	-0.79	-0.53	-0.14
I0	2.86	0.00	-0.47	-0.47	-0.20
I1	5.73	2.85	0.00	-0.29	-0.22
I2	8.78	5.81	2.85	0.00	-0.15
PS1	12.02	8.94	5.92	2.87	0.00

We applied the proposed system scenario identification technique to a dynamic biomedical application for calculation of short-term maximum Lyapunov exponents (STL_{max}) from human electroencephalogram [12] running on an experimental platform based on Atmel's ATSAM4LC4CA microcontroller with an ARM Cortex M4 processor [1]. The overall design goal for this system was to reduce its processing energy, using the system scenario design methodology and dynamic voltage and frequency scaling (DVFS).

We performed characterization of the available power modes of the embedded system. The microcontroller has two full functionality power modes that can be used in our system - PS0: 40MHz, 1.8V and PS1: 12MHz, 1.2V; We did not consider power-gated/sleep modes, since the experiments were aimed at evaluating system scenarios that require full chip functionality. To be able to investigate the impact of switching between multiple power modes, we introduced 3 intermediate power modes - I0, I1 and I2 between the original power modes. Table 1a shows the characteristics of each power mode used in the experiment. The intrapolation of power modes is described in Appendix A. Table 1b and 1c show DVFS switching overheads between the modes. The intrapolation of switching overheads is detailed in Appendix B.

We follow the TCM design flow [16] to split the embedded application into tasks. TCM uses gray-box modeling for that purpose. The STL_{max} application is characterized by a varying execution time and energy cost based on two data-dependent parameters. Figure 2 shows the gray-box model of the application running on the target (single-core) platform. The application consists of three tasks TF1, TF2 and TF3 that represent the basic scheduling units for the run-time scheduler. Within each task there are subtasks containing nearly static code with static energy cost. In Figure 2 TN1 and TN2 are examples of such subtasks. All data-dependent behavior with considerable impact is shown in the model as data-dependent transitions between tasks/subtasks, represented by white boxes. The data-dependent transitions between tasks can be handled by the run-time

scheduler and DVFS mechanism, while the data-dependent behavior within each task requires system scenarios ([16], Ch.6, p.139). As described in previous sections, system scenarios are identified at design time. A system scenario detection/prediction mechanism is also designed and inserted into the system during design time. The run-time scheduler receives information about the upcoming system scenarios and uses it to adjust the run-time schedule of tasks.

From Figure 2 it can be seen that the current application requires identification of system scenarios for TF3 task. Task TF3 consists of two subtasks - TN1 and TN2 that are run in a loop with a fixed number of iterations. TN1 runs in all of the iterations. Data-dependent control flow variable *dnew_check* decides how many times TN2 subtask is executed and thus the total execution time of TF3. Run-time scheduler operates on TF-level, so it only needs to know the number of times TN2 will run, i.e. $num(dnew_check == 0)$. This is the parameter of the application and it can have 1978 different values. The value of the parameter in the next run of TF3 is found through precomputation, as described in [11]). Having a single parameter in system scenario identification limits our exploration space and hence also our potential gain, but we believe this realistic application is still a relevant one to demonstrate the usage of our technique. Section 5.2 explains in details how system scenarios are identified in this experiment.

System scenarios are stored as a look-up table. Each system scenario is represented by the minimum and maximum values of the parameter, and the maximum execution time and energy consumption of the task in each of the available power modes.

The TCM run-time scheduler [16] was used in the experiments with system scenario based design. As mentioned in Section 3.2 we implemented a simple DVFS switching control within the TCM run-time scheduler. At the start of the application run, TCM run-time scheduler allocates a time window to each TF3 task, based on the total number of tasks in the task set and the worst case execution time of TF3 at the highest processor frequency. When a TF3 task is activated, the active system scenario is detected. Then the processor power mode is selected such that the task' execution time in that power mode fits within the allocated time window augmented with any available time from the previous task that completed earlier. If a DVFS switch is needed, the DVFS time overhead is added to the task' execution time in this check. If switching to any slower power mode, we also add a safety time margin equal the time of the DVFS switch to the fastest power mode. This is done to ensure that the design never misses its hard real-time deadline. Finally, when switching to a slower power mode we check whether the task will gain energy running in this power mode, taking into consideration the DVFS energy overhead.

5.2 System scenario identification

We selected to generate five system scenarios ($S = 5$) and used both the existing scenario identification technique [10] and the proposed training technique to identify the system scenarios. For the

Fig. 2. Graybox model of STL_{max} application

Table 2. System scenarios for TF3 task of STL_{max} application identified by the method in [10] and the proposed method

(a) Parameter value regions and task cost-
performance curves of
for base system scenarios [10]

(b) Parameter value regions and task cost-
performance curves
for VFSR-trained system scenarios

System scenario	Parameter value region <i>num(dnew_check == 0)</i>	Number of tasks	System scenario	Parameter value region <i>num(dnew_check == 0)</i>	Number of tasks
1	[0,2]	7612802	1-2	[0,18]∪[19,19]	12995544
2	[3,34]	7465913	3-4	[20, 269]∪[270,270]	14031198
3	[35,140]	7412866	5	[271,1978]	9901049
4	[141,398]	7392272			
5	[399,1992]	7043938

existing technique, a five hours long 32-channel EEG recording (56256 data sets) from an epileptic patient was used as input data. Each data set consists of a time window of 1024 data samples from one specific channel, and is used to calculate one STL_{max} value. For the proposed training technique, global optimization of system scenarios was performed in Matlab by the built-in bounded very fast simulated re-annealing (VFSR) algorithm [13]. Following Algorithm 1, at each optimization step parameter value regions in each system scenario were varied and the updated system scenarios were evaluated in the SimSo scheduling simulator for real-time (multi)processor architectures [4]. In this case a subset of the input data ($D = 20$ data samples from Channel 1 of the EEG recording) was used. We selected data sets with varying dynamic properties, i.e. different processor utilization.

The resulting system scenarios are shown in Table 2. The left-hand column presents the base system scenarios identified by the existing technique in [10]. The right-hand column presents the VFSR-trained system scenarios identified by the method proposed here. The top table shows the parameter value region of each system scenario and the number of TF3 tasks in the input data (all 56256 data sets) classified into that scenario. It can be seen that the number of TF3 tasks in each base system scenario is approximately equal, meaning that they are balanced and occur at run time an equal number of times. Global optimization of the base system scenarios indicated that the number of system scenarios could be decreased to three by merging two of the system scenarios (containing only a single parameter value) with the neighbor system scenarios as can be

seen in the top right table. VFSR-trained system scenarios are less balanced than the base system scenarios, but the probability of their occurrence is still similar: 0.35% for Scenario 1, 0.37% for Scenario 2 and 0.26% for Scenario 3. All system scenarios occur often enough for the scenario storage overhead to be justified.

The bottom figures Table 2 display the energy-costs of each system scenario when it is mapped to different DVFS mode. As can be seen, each scenario has a time-energy Pareto curve (see Section 4.1) that makes it possible to perform a trade-off at run-time according to available slack. The figure gives an indication of how well the system scenarios are separated. We can see that some of the base system scenarios (1,2 and 3) are very close to each other, meaning that they will use almost equal DVFS modes. This may not be efficient. The VFSR-trained system scenarios have a better separation, motivating well the reduction in the number of system scenarios.

5.3 Evaluation of system scenarios

We evaluated each set of system scenarios from Table 2 by running the design in the SimSo simulator with the TCM run-time scheduler. In both cases 1758 EEG data sets from Channel 1 was used as input data. These are taken from another five hours sequence of EEG data, but from the same patient. We estimated the total energy consumption of the application as the sum of its task execution energy (including parameter precomputation cost), DVFS switching energy, and idle energy. System scenario detection time/energy overhead in this implementation was very small as it required only a single lookup operation for the precomputed parameter value against the parameter value regions in Table 2. It could therefore safely be excluded from consideration. The results of this evaluation are shown in Table 3.

Table 3. STL_{max} average energy consumption and execution time for base system scenarios [10] and VFSR-trained system scenarios

Average energy consumption	Base system scenarios	VFSR-trained sys. scenarios	Change
Task execution energy [uJ]	130427	127014	-2.6%
DVFS switching energy [uJ]	1101 (525 switches)	1077 (531 switches)	-2.2%
Idle energy [uJ]	39028	35706	-8.5%
Total energy [uJ]	170556	163796	-4.0%
Average execution time	Base system scenarios	VFSR-trained system scenarios	Change
Task execution time [ms]	12127	12923	6.6%
DVFS switching time [ms]	16 (525 switches)	17 (531 switches)	3.6%
Idle time [ms]	9357	8560	-8.5%
Total time / Deadline [ms]	21500	21500	N/A

It can be seen that VFSR-trained system scenarios resulted in 4% reduction of the total energy consumption of the application as compared to the base system scenarios. Both the task execution energy and the DVFS switching energy are reduced. The application spends more time on executing the tasks and switching DVFS setting but still meets the specified timing deadline. It is worth noting that this result was obtained by training the base system scenarios with only 1% of input data (i.e $D = 20$ data inputs) for Channel 1. It can be expected that the result can be improved by increasing the percentage of training EEG input data, but the execution time of the algorithm

will also increase. The current setup with the Matlab solver and SimSo simulation uses around 19 hours to train the system scenarios.

Finally, we compared the total energy consumption of the system-scenario based design with the case when no system scenarios are used. Instead a state-of-the-art energy-aware dynamic run-time scheduler, the cycle-conserving EDF scheduler (CC-EDF) of [19], is used. Working with this experiment we discovered that our current implementation of DVFS switching control mechanism in the TCM run-time scheduler was inefficient and introduced extra overhead. Also, it should be noted that CC-EDF scheduler does not take into consideration DVFS time overhead, so the design can occasionally miss a hard real-time deadline. Because of these factors, the case with three system scenarios was found to be less efficient than the no-scenario case. However, we decided to train and evaluate the range of system scenarios [2,5]. When we reduced the number of system scenarios to two and repeated the comparison, 16.4% reduction in total energy consumption was observed. The results for system-scenario based design with two VFSR-trained system scenarios and the design with no system scenarios are shown in Table 4.

Corresponding results for two base system scenarios are shown in Table 5. By comparing the total energy numbers in Table 4 and Table 5, we can see that two VFSR-trained scenarios provide 8% total energy reduction as compared to two base system scenarios.

Table 4. STL_{max} average energy consumption and execution time for design with no system scenarios and CC-EDF scheduler [19] versus 2 VFSR-trained system scenarios

Average energy consumption	No system scenarios	2 VFSR-trained sys. scenarios	Change
Task execution energy [uJ]	124703	112362	-9.9%
DVFS switching energy [uJ]	7 (4 switches)	682 (473 switches)	× 98
Idle energy [uJ]	37164	22208	-40.2%
Total energy [uJ]	161873	135256	-16.4%
Average execution time	No system scenarios	2 VFSR-trained system scenarios	Change
Task execution time [ms]	12590	16161	28.4%
DVFS switching time [ms]	0.11 (4 switches)	15 (473 switches)	× 130
Idle time [ms]	8910	5324	-40.2%
Total time / Deadline [ms]	21500	21500	N/A

6 CONCLUSIONS

In this paper we have proposed and evaluated a new approach for identification of system scenarios in dynamic embedded systems having data-dependent parameters with a wide range of possible values. The approach is based on in-system training of system scenarios in order to optimize both the exploitation costs of the application and the overheads of the system-scenario support mechanism and system configuration switching. The system scenario borders are optimized by a global optimization algorithm.

The experimental results show that the proposed system scenario identification approach reduces the overall cost of the system-scenario based design compared with existing system scenario identification approach. 8% total energy reduction was obtained with 2 system scenarios based on a single data-dependent parameter. For more complex applications with more parameters this gain

Table 5. STL_{max} average energy consumption and execution time for design with no system scenarios and CC-EDF scheduler [19] versus two base system scenarios

Average energy consumption	No system scenarios	2 base system scenarios	Change
Task execution energy [uJ]	124703	119562	-4.1%
DVFS switching energy [uJ]	7 (4 switches)	1002 (549 switches)	$\times 143$
Idle energy [uJ]	37164	26609	-28.4%
Total energy [uJ]	161873	147174	-9.1%

Average execution time	No system scenarios	2 base system scenarios	Change
Task execution time [ms]	12590	15104	20.0%
DVFS switching time [ms]	0.11 (4 switches)	17 (549 switches)	$\times 154$
Idle time [ms]	8910	6379	-28.4%
Total time / Deadline [ms]	21500	21500	N/A

can be expected to scale up further, as more parameters give more exploration space and better optimization potential.

The proposed approach can also give feedback to the user if the predefined number of system scenarios is too high, but does not provide the optimal number of system scenarios. In such cases, the user can experiment with different numbers of base system scenarios on a smaller training set to determine the optimal/most suitable number. Alternatively, the designer can specify a fixed number of scenarios, and the algorithm will generate this number. With this option the solution may be less optimal since it reduces the exploration space of the algorithm.

It should be noted that global design-time optimization of system scenarios combined with in-system training of system scenarios can be a slow process. A trade-off can be expected between the quality of the solution (i.e. the ability of the trained system scenarios to reduce the overall cost) and the execution time of the algorithm. This expectation is based on the fact that the algorithm needs a sufficient number of training application runs to get a reliable estimate of the overall cost for each tested system scenario set. We have not investigated this experimentally and leave it as an open question for future work.

Finally, comparison with an implementation without system scenarios shows that a low-cost DVFS switching policy is important to keep the switching overhead of system-scenario-based designs low. The number of system scenarios impacts this overhead. However, even with a simple non-optimized DVFS switching mechanism implemented here and the carefully selected number of system scenarios, a 16% total energy reduction has been achieved.

REFERENCES

- [1] Atmel Corporation 2012. *ATSAM ARM-based Flash MCU. SAM4L Series*. Atmel Corporation. Rev. B.
- [2] Bhaskar Chatterjee, Manoj Sachdev, Steven Hsu, Ram Krishnamurthy, and Shekhar Y. Borkar. 2003. Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies. In *ISLPED*.
- [3] Bernard Chazelle and Joel Friedman. 1994. Point location among hyperplanes and unidirectional ray-shooting. *Computational Geometry* 4, 2 (1994), 53 – 62. [https://doi.org/10.1016/0925-7721\(94\)90009-4](https://doi.org/10.1016/0925-7721(94)90009-4)
- [4] Maxime Chéramy, Pierre-Emmanuel Hladik, and Anne-Marie Déplanche. 2014. SimSo: A Simulation Tool to Evaluate Real-Time Multiprocessor Scheduling Algorithms. In *Proc. of the 5th International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS)*.
- [5] Farzan Fallah and Massoud Pedram. 2005. Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits. 88-C (04 2005), 509–519.

- [6] I. Filippopoulos, F. Catthoor, P. G. Kjeldsberg, E. Hammari, and J. Huiskens. 2012. Memory-aware system scenario approach energy impact. In *NORCHIP 2012*. 1–6. <https://doi.org/10.1109/NORCHIP.2012.6403111>
- [7] S. V. Gheorghita, T. Basten, and H. Corporaal. 2008. Scenario Selection and Prediction for DVS-Aware Scheduling of Multimedia Applications. *Journal of Signal Processing Systems* 50, 2 (01 Feb 2008), 137–161. <https://doi.org/10.1007/s11265-007-0086-1>
- [8] Stefan Valentin Gheorghita, Martin Palkovic, Juan Hamers, Arnout Vandecappelle, Stelios Mamagkakis, Twan Basten, Lieven Eeckhout, Henk Corporaal, Francky Catthoor, Frederik Vandeputte, and Koen De Bosschere. 2009. System-scenario-based design of dynamic embedded systems. *Transactions on Design Automation of Electronic Systems (TO-DAES)* 14, 3 (January 2009), 1–45. <https://doi.org/10.1145/1455229.1455232>
- [9] S. V. Gheorghita, S. Stuijk, T. Basten, and H. Corporaal. 2005. Automatic scenario detection for improved WCET estimation. In *Proceedings. 42nd Design Automation Conference, 2005*. 101–104. <https://doi.org/10.1145/1065579.1065610>
- [10] E. Hammari, F. Catthoor, P.G. Kjeldsberg, J. Huiskens, K. Tsakalis, and Iasemidis L. 2012. Identifying Data-Dependent System Scenarios in a Dynamic Embedded System. In *Proceedings of the 2012 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA'12)*. CSREA Press, Las Vegas, NV, USA, 70–77.
- [11] E. Hammari, P. G. Kjeldsberg, and F. Catthoor. 2018. Runtime Precomputation of Data-Dependent Parameters in Embedded Systems. *ACM Transactions on Embedded Computing Systems (TECS)* 17, 68 (June 2018), 1–21. <https://doi.org/10.1145/3191311>
- [12] L. D. Iasemidis. 2011. Seizure Prediction and its Applications. *Neurosurg Clin N Am* 22, 4 (October 2011), 489–506.
- [13] L. Ingber. 1989. Very fast simulated re-annealing. *Mathematical and Computer Modelling* 12, 8 (1989), 967 – 973. [https://doi.org/10.1016/0895-7177\(89\)90202-1](https://doi.org/10.1016/0895-7177(89)90202-1)
- [14] Ben Keller, Borivoje Nikolic (Ed), and Krste Asanović (Ed). 2015. *Opportunities for Fine-Grained Adaptive Voltage Scaling to Improve System-Level Energy Efficiency*. Technical Report. University of California at Berkeley, Electrical Engineering and Computer Sciences.
- [15] Wonyoung Kim, M. S. Gupta, G. Y. Wei, and D. Brooks. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In *2008 IEEE 14th International Symposium on High Performance Computer Architecture*. 123–134. <https://doi.org/10.1109/HPCA.2008.4658633>
- [16] Z. Ma, P. Marchal, D.P. Scarpazza, P. Yang, C. Wong, J.I. Gomez, S. Himpe, C. Ykman-Couvreux, and F. Catthoor. 2007. *Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms*. Springer, P.O. Box 17, 3300 AA Dordrecht, The Netherlands.
- [17] Narasinga Rao Miniskar, Elena Hammari, Satyakiran Munaga, Stylianos Mamagkakis, Per Gunnar Kjeldsberg, and Francky Catthoor. 2009. Scenario Based Mapping of Dynamic Applications on MPSoC: A 3D Graphics Case Study. In *Embedded Computer Systems: Architectures, Modeling, and Simulation*, Koen Bertels, Nikitas Dimopoulos, Cristina Silvano, and Stephan Wong (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 48–57.
- [18] S. Park, J. Park, D. Shin, Y. Wang, Q. Xie, M. Pedram, and N. Chang. 2013. Accurate Modeling of the Delay and Energy Overhead of Dynamic Voltage and Frequency Scaling in Modern Microprocessors. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 32, 5 (May 2013), 695–708. <https://doi.org/10.1109/TCAD.2012.2235126>
- [19] Padmanabhan Pillai and Kang G. Shin. 2001. Real-time Dynamic Voltage Scaling for Low-power Embedded Operating Systems. *SIGOPS Oper. Syst. Rev.* 35, 5 (Oct. 2001), 89–102. <https://doi.org/10.1145/502059.502044>
- [20] Peter van Stralen. 2009. *Scenario Based Design Space Exploration*. Ph.D. Dissertation. University of Amsterdam. http://staff.science.uva.nl/~pstralen/index_files/thesis.pdf
- [21] Yahya H. Yassin, Francky Catthoor, Per Gunnar Kjeldsberg, and Andrew Perkis. 2018. Techniques for dynamic hardware management of streaming media applications using a framework for system scenarios. *Microprocessors and Microsystems* 56 (2018), 157 – 168. <https://doi.org/10.1016/j.micpro.2017.12.002>
- [22] Yahya H. Yassin, Francky Catthoor, Per Gunnar Kjeldsberg, and Andrew Perkis. 2018. Techniques for dynamic hardware management of streaming media applications using a framework for system scenarios. *Microprocessors and Microsystems* 56 (2018), 157 – 168. <https://doi.org/10.1016/j.micpro.2017.12.002>

A INTRAPOLATION OF POWER MODES ON THE SAM4L BOARD

In this appendix we will show how the static and dynamic power numbers in Table 1a have been calculated. Based on measurements on the SAM4L board we first show how the power numbers for the built-in power modes PS01 and PS1 are calculated. Afterwards, we show how the numbers for the three intrapolated power modes, I0, I1, and I2, are found.

To introduce intermediate power modes we assumed a linear relationship between the maximum frequency and supply voltage. According to recent work at University of California, Berkeley [14] this is a reasonable approximation for modern processors. We thus selected three evenly-spaced intermediate frequencies and supply voltages between the original frequencies/supply voltages in the built-in power modes PS0 and PS1 as shown in Table 6.

Table 6. Intrappolation of frequencies and supply voltages

Power mode:	PS0	I0	I1	I2	PS1
Frequency [MHz]	40	33	26	19	12
Supply voltage [V]	1.80	1.65	1.50	1.35	1.20

We followed the same approach as in [22] to estimate static and dynamic power consumptions of the STL_{max} application running in the built-in power modes PS0 and PS1. First, the total power consumption of SAM4L board was measured in PS0 and PS1, resulting in the two corresponding numbers in Table 1a.

The total power consumption is the sum of dynamic power and static power. The dynamic power is given by the product of activity factor α , effective capacitance C , supply voltage V_{supply} squared, and clock frequency f . It is the power consumed when transistors are switching between on and off states. Static power is consumed even when the transistors are not switching and is caused by the leakage current $I_{leakage}$ in the device. See Equation 5 below.

$$P_{total} = P_{static} + P_{dynamic} = V_{supply}I_{leakage} + \alpha CV_{supply}^2 f \quad (5)$$

Since the static power is not dependent on the clock frequency f , it can be approximated by measuring the total power consumption at the same voltage and two different frequencies as described in [22]. We measured total power consumption for the supply voltage in PS0 at two different frequencies and for the supply voltage in PS1 at two different frequencies and used Equation 5 to find the effective capacitance and the static power consumption. The activity factor $\alpha = 0.5$ was used in the calculation. From this, the effective capacitance was found to be $C \approx 0.33nF$. The obtained static power consumptions in PS0 and PS1 are given in Table 1a. The dynamic power consumptions of PS0 and PS1 were found by subtracting the static power consumption from total power consumption.

To intrapolate the dynamic power consumption of the intermediate power modes I0, I1 and I2, we used the formula for dynamic power consumption in Equation 5, the values $\alpha = 0.5$ and $C = 0.33nF$ and frequency/supply-voltage numbers from Table 6. The resulting dynamic power values of the intermediate power modes are presented in Table 1a.

The next step was to intrapolate the static power consumption. We started from the Equation 6 for the subthreshold current, which is the dominant leakage current in submicron CMOS technologies [5]. In the formula, W and L denote the transistor width and length, μ denotes the carrier mobility, $v_{th} = kT/q$ is the thermal voltage at temperature T , C_{sth} denotes the sum of the depletion region capacitance and the interface trap capacitance per unit area of the MOS gate, and η is the drain-induced barrier lowering (DIBL) coefficient, $n = 1 + C_{sth}/C_{ox}$ is the slope shape factor, where C_{ox} is the gate input capacitance per unit area of the MOS gate. V_T represents the threshold voltage. For the transistor that is switched off, gate-source voltage V_{gs} is zero. V_{ds} is the supply voltage and when it is more than few v_{th} , the last product of Equation 6 will be approximately 1 and can be dropped, resulting in Equation 7.

$$I_{subthreshold} = \frac{W}{L} \mu v_{th}^2 C_{sth} e^{\frac{V_{gs} + \eta V_{ds} - V_t}{n v_{th}}} \frac{1 - e^{-V_{ds}}}{v_{th}} \quad (6)$$

$$I_{leakage} \approx \frac{W}{L} \mu v_{th}^2 C_{sth} e^{\frac{\eta V_{supply} - V_t}{n v_{th}}} \quad (7)$$

Thus leakage current has an exponential dependence on supply voltage (via DIBL effect), threshold voltage and temperature. From Equation 7, the formula in Equation 8 for reduction in leakage current by lowering supply voltage can be derived [2].

$$\frac{\Delta I_{leakage}}{I_{leakage}} = 1 - e^{\frac{-\eta \Delta V_{supply}}{n v_{th}}} \quad (8)$$

We grouped all the unknown parameters into $x = \frac{\eta}{n v_{th}}$ and approximated x by using results from Table 1a. The calculation is shown in Equations 9-13.

$$I_{leakage} = P_{static} / V_{supply} \quad (9)$$

$$I_{leakage}(PS0) = 4.32 / 1.8 = 2.4mA \quad (10)$$

$$I_{leakage}(PS1) = 1.28 / 1.2 = 1.1mA \quad (11)$$

$$\frac{\Delta I_{leakage}}{I_{leakage}} = \frac{2.4mA - 1.1mA}{2.4mA} = 1 - e^{-x(1.8V - 1.2V)} \quad (12)$$

$$x = \frac{\ln(2.4/1.1)}{0.6} = 1.3003 \frac{1}{V} \quad (13)$$

We used the obtained value of x in formulas for leakage current and static power in the intermediate power modes I0, I1 and I2, see Equation 15 and Equation 17. By substituting supply voltage of each power mode from Table 6 into Equation 17, we get static power of intermediate modes in Table 1a.

$$I_{leakage} = I_{leakage}(PS0) e^{-x(1.8 - V_{supply})} \quad (14)$$

$$I_{leakage} = 2.4e^{-1.3003(1.8 - V_{supply})} \quad [mA] \quad (15)$$

$$P_{static} = V_{supply} I_{leakage} \quad (16)$$

$$P_{static} = V_{supply} 2.4e^{-1.3003(1.8 - V_{supply})} \quad [mW] \quad (17)$$

The total power consumption can then be found by substituting P_{static} into Equation 5, with the results shown in Equation 18.

$$P_{total} = V_{supply} 2.4e^{-1.3003(1.8 - V_{supply})} + 1.65 \cdot 10^{-9} V_{supply}^2 f \quad [mW] \quad (18)$$

B INTRAPOLATION OF DVFS SWITCHING OVERHEAD ON THE SAM4L BOARD

In this appendix we will show how the time and energy overhead numbers related to DVFS switching in Tables 1b and 1c have been calculated using macromodels for time and energy DVFS overhead from [18], datasheet [1] values and measurements on SAM4L board. We first briefly discuss the time overhead before we investigate in detail the energy overhead induced by the DC-DC converter and then those caused by the microprocessor.

During a DVFS switch, the direction of the voltage change impacts the DVFS overheads. DVFS time overhead T_O is given by PLL lock time $T_{PLL} = 30\mu s$, during which the processor halts. In

Fig. 3. Converter upscaling and downscaling currents.

addition, during upscaling, the processor operates at a lower frequency during the voltage upscaling time t_{up} . The relative difference between the start frequency f_s and the end frequency f_e determines the time loss due to underclocking during voltage upscaling. See Equation 19.

$$T_O = \begin{cases} T_{PLL} + \frac{f_e - f_s}{f_e} t_{up}, & : \text{upscaling} \\ T_{PLL}, & : \text{downscaling} \end{cases} \quad (19)$$

The SAM4L has an embedded buck-type switching-mode DC-DC converter and a low-dropout (LDO) linear DC voltage converter. For our DVFS setup we used the switching-mode DC-DC converter, which is typically preferred due to its better power conversion efficiency than LDO [15].

We first consider converter-related energy overhead. Figure 3 shows the upscaling and downscaling currents.

During voltage upscaling, converter induced energy consumption is due to IR losses in inductor L and MOSFET switch R that connects power supply to bulk capacitor C^1 . We set up two differential equations in Equation 20 for the inductor current I_L and the bulk capacitor voltage V_O with the appropriate initial conditions:

$$\begin{cases} \frac{dI_{L,up}}{dt} &= -\frac{R}{L} I_{L,up} - \frac{V_O}{L} + \frac{V_{in}}{L} \\ \frac{dV_{O,up}}{dt} &= \frac{1}{C} I_{L,up} - \frac{I_O}{C} \\ I_{O,up}(0) &= 0 \\ V_{O,up}(0) &= V_{O,start} \\ V_{in} &= 3.3 \text{ V} \end{cases} \quad (20)$$

The solution gives the time-equations of inductor upscaling current $I_{L,up}(t)$ and capacitor/output upscaling voltage $V_{O,up}(t)$. We can then find the upscaling time t_{up} by calculating when the voltage crosses the final output voltage value $V_{O,end}$. The converter-induced energy consumption during upscaling can then be calculated by the Equation 21. We subtract energy consumption of an ideal DVFS transition, as suggested in [18].

¹Component datasheet values are: $L = 22\mu H$ and $C = 100nF || 4.7\mu F$. On our board $4.7\mu F$ is substituted with $1\mu F$, giving $C = 1.1\mu F$. R is not specified and in addition there are parasitic C and R that differ for upscaling and downscaling of voltage. We used measurement of the transition time and voltage/current between the two built-in modes $PS0$ and $PS1$ to determine these values. The values used in the interpolation are $R = 35.4\Omega$, $C = 1.1\mu F$ for upscaling and $R = 300\Omega$, $C_{CCM} = 0.613\mu F$ and $C_{DCM} = 4.439\mu F$ for downscaling.

Fig. 4. Equivalent circuit for a downscale DVFS transition. Left: Continuous mode of downscaling. Right: Discontinuous mode of downscaling.

$$E_{conv_up} = \int_0^{t_{up}} R I_{L,up}^2 dt - R I_{O,end}^2 \frac{f_{start}}{f_{end}} t_{up} \quad (21)$$

During downscaling, converter discharges the bulk capacitor, first using the continuous conduction mode (CCM) and then the discontinuous conduction mode (DCM), see Figure 4.

We set up differential equations and initial conditions for the CCM-mode in Equation 22:

$$\begin{cases} \frac{dI_{L,CCM}}{dt} &= \frac{1}{L} V_{I,CCM} - \frac{1}{L} V_{O,CCM} \\ \frac{dV_{I,CCM}}{dt} &= -\frac{R}{L} V_{I,CCM} + \frac{R}{L} V_{O,CCM} \\ \frac{dV_{O,CCM}}{dt} &= \frac{1}{C_{CCM}} I_{L,CCM} - \frac{1}{C_{CCM}} I_{O,CCM} \\ I_{L,CCM}(0) &= 0 \\ V_{I,CCM}(0) &= V_{O,start} \\ V_{O,CCM}(0) &= V_{O,start} \\ I_{O,CCM} &= \frac{I_{O,start} + I_{O,end}}{2} \end{cases} \quad (22)$$

The solution gives the time-equations of inductor downscaling current $I_{L,CCM}(t)$ and capacitor/output downscaling voltage $V_{O,CCM}(t)$ in CCM mode.

On then SAM4L board we observed that the converter switches to DCM-mode at around 1/3 of the target voltage during downscaling: $V_{O,DCM_start} = V_{O,end} + \frac{1}{3}(V_{O,start} - V_{O,end})$. We use this relation to find the DCM stat time t_{DCM_start} , i.e. the time when the output voltage V_O crosses V_{O,DCM_start} . The output voltage in DCM mode is found by Equation 23:

$$V_{O,DCM}(t) = (V_{O,DCM_start} + \frac{I_O}{C_{DCM}} t_{DCM_start}) - \frac{I_O}{C_{DCM}} t \quad (23)$$

Equation 23 is used to find the time t_{down} when the output voltage crosses the final voltage value $V_{O,end}$.

The converter-induced energy consumption is then given by Equation 24. Note that during DCM, inductor current is zero, i.e. no energy is lost. We subtract energy consumption of an ideal DVFS transition, as suggested in [18].

$$E_{conv_down} = R \int_0^{t_{DCM_start}} I_{L,CCM}^2 dt - R I_{O,end}^2 t_{down} \quad (24)$$

Processor-induced energy overheads for upscaling and downscaling are found by inserting the output voltage formulas $V_{O,up}(t)$ and $V_{O,CCM}(t)$, $V_{O,DCM}(t)$ respectively in the Equation 18 for total power consumption and integrating over the DVFS voltage transition times, see Equations 25 and 26. Note that during upscaling, the voltage is raised at the initial frequency and only when the voltage transition is complete, the frequency is raised. During downscaling, the frequency is reduced first, then the voltage. This ensures a safe DVFS transition for all circuit components, i.e.

they do not operate at a higher frequency than what they are designed for at the given voltage. Again, we subtract the energy overheads of the ideal DVFS transition as given by [18]:

$$E_{\mu p_up} = \int_0^{t_{up}} (V_{O,up}(t) 2.4e^{-1.3003(1.8-V_{O,up}(t))} + 1.65 \cdot 10^{-9} V_{O,up}(t)^2 f_{start}) dt - P_{total,end} \frac{f_{start}}{f_{end}} t_{up} \quad [mJ] \quad (25)$$

$$E_{\mu p_down} = \int_0^{t_{DCM_start}} (V_{O,CCM}(t) 2.4e^{-1.3003(1.8-V_{O,CCM}(t))} + 1.65 \cdot 10^{-9} V_{O,CCM}(t)^2 f_{end}) dt + \int_{t_{DCM_start}}^{t_{down}} (V_{O,DCM}(t) 2.4e^{-1.3003(1.8-V_{O,DCM}(t))} + 1.65 \cdot 10^{-9} V_{O,DCM}(t)^2 f_{end}) dt - P_{total,end} t_{down} \quad [mJ] \quad (26)$$

Power consumption during PLL lock time is caused by static power consumption of the microprocessor. PLL lock time is zero for an ideal transition, so this power consumption becomes pure overhead, see Equation 27, which is valid for both upscaling and downscaling:

$$E_{PLL} = P_{total,start} T_{PLL} \quad (27)$$

The overall energy overhead for a DVFS transition is thus the sum of the contributions from the converter and microprocessor during voltage transition and microprocessor during PLL lock time, see Equations 28 and 29 below:

$$E_{up} = E_{conv_up} + E_{\mu p_up} + E_{PLL} \quad (28)$$

$$E_{down} = E_{conv_down} + E_{\mu p_down} + E_{PLL} \quad (29)$$

Received June 2018