Trap-Aware Compact Modeling and Power-Performance Assessment of III-V Tunnel FET

Yang Xiang^{1,2}, Dmitry Yakimets², Saurabh Sant³, Elvedin Memisevic⁴, Marie Garcia Bardon², Anne S. Verhulst², Bertrand Parvais^{2,5}, Andreas Schenk³, Lars-Erik Wernersson⁴ and Guido Groeseneken^{1,2}

¹Katholieke Universiteit Leuven, 3001 Leuven, Belgium; ²imec, 3001 Leuven, Belgium; ³ETH Zürich, 8092 Zürich, Switzerland;

⁴Lund University, 221 00 Lund, Sweden; ⁵Vrije Universiteit Brussel, 1050 Brussels, Belgium

Email: Yang.Xiang@imec.be

Abstract—We report, for the first time, on a SPICE simulation study of the circuit-level power-performance impact of device traps in a state-of-the-art III-V heterojunction tunnel FET (TFET). First, the individual parasitic effects of junction bulk traps and oxide interface traps are incorporated in a compact model and validated against measurement-calibrated TCAD data, where we propose an analytical formulation for trap-assisted tunneling at the heterojunction and account for the oxide interface charge with a look-up table. Then, the model is used in SPICE simulations on a ring oscillator test bench to predict the impact of traps on logic circuits. It is found that bulk and oxide traps in TFET together cause up to $\sim 5\times$ iso-frequency energy penalty in the desired low-supply-voltage domain (≤ 0.50 V), of which oxide traps dominate at high switching activity while bulk and oxide traps contribute comparably when switching is less active. This study quantitatively suggests that trap reduction is the key to the enablement of the full benefit of TFET.

Keywords—III-V tunnel FET; compact modeling; SPICE simulation; device traps; logic circuits; power-performance metrics

I. INTRODUCTION

Long known as a steep-subthreshold-slope transistor that promises as an “energy-efficient switch” [1], tunnel FET (TFET) today still suffers from various parasitic effects due to device traps [2, 3]. Despite a range of published studies on the trap effects in TFET at device level [4 – 6], a quantitative assessment of the power-performance impact of traps on logic circuits is still lacking. Moreover, while such study typically prefers time-efficient implementations in SPICE-like simulators, a simple and flexible TFET compact model capable of handling different types of device defects (e.g., bulk traps due to local compositional/structural change, oxide traps at III-V/high-k interface) is not yet available to the best of our knowledge, which can be of particular interest in simulating high-performance-oriented III-V heterojunction TFETs [7].

Based on recent TCAD modeling works of trap-related effects in a start-of-the-art experimental III-V TFET [7, 8], we here propose to extend an existing Verilog-A compact model for an ideal TFET [9, 10] to the respective parasitic effects of junction bulk traps and oxide interface traps. Therefore, for the first time, we manage to elucidate the impact of traps in a realistic TFET on its circuit-level power-performance (PP) metrics through SPICE simulations on a ring oscillator (RO) circuit test bench. Further, by selectively turning on different components of the modular model we quantify the relative

Fig. 1. Schematic of (a) an n-type nanowire (NW) TFET, representing the fabricated device in [7]; (b) the 15-stage RO test bench for PP study, with a wire load of 50 times of the gate pitch (GP); (c) the layout of a vertical TFET inverter cell used in the RO (6*NW per device), showing a 15-track cell height, a gate pitch of 80 nm and a metal pitch of 64 nm; (d) the two-step TAT process (thermal excitation + tunneling), whereby ξ is the local electric field, E_T is the trap level relative to E_V , ΔE is the tunneling window for TAT; (e) the electrostatic effect of the donor-like oxide interface traps, i.e., the positive charge carried by unfilled traps (red) combined with gate charge (white) gives a higher effective gate voltage than the nominal.

predominance of different types of traps in the total energy penalty where a switching activity dependence is observed.

II. MODEL DESCRIPTION AND VALIDATION

We consider I-V and C-V modeling of a TFET in Fig. 1(a). The modular I-V model consists of three elements: (i) band-to-band-tunneling (BTBT) as in an ideal TFET; (ii) trap-assisted tunneling (TAT) due to bulk traps; (iii) electrostatic modulation effect on the I-V curves by oxide traps.

In (i), BTBT current is modeled per the formulae in [9], which are based on the Kane-Sze model of a tunneling junction with an empirical “form factor” f that captures the V_{ds} -modulation of I-V curve (via fitting parameters λ , Γ and V_{OFF}).

In (ii), the TAT generation rate at the source-channel junction is modeled as field-enhanced Shockley-Read-Hall (SRH) generation [11], where the SRH rate is calculated per the trap density and trap level given in [7], whereas the field- and trap-level-dependent enhancement factor G_{TAT} given by (1), found in [11], is implemented numerically in Verilog-A.

$$G_{TAT} = \frac{\Delta E}{k_B T} \int_0^1 \exp\left(\frac{\Delta E}{k_B T} u - \frac{4\sqrt{2m^*}(\Delta E)^{3/2}u^{3/2}}{q\hbar|\xi|}\right) du \quad (1)$$

Next, the TAT current density is obtained by integrating the TAT rate over the fitted junction length multiplied by a form factor f' in (2), the construction of which echoes its counterpart for BTBT current in [9] and ensures the earlier onset of TAT current than BTBT (by setting $V'_{OFF} < V_{OFF}$, i.e., a smaller onset voltage of TAT than of BTBT) and the saturation of TAT current to an insignificant finite level at high V_{gs} (i.e., in superthreshold regime) where BTBT dominates.

$$f' = \{1 - \exp(-V_{ds}/\Gamma')\} / \{1 + \exp[(\lambda' \tanh(V_{gs} - V'_{OFF}) - V_{ds})/\Gamma']\} \quad (2)$$

In (iii), the positive charge carried by unfilled donor-like traps in the TFET [7] modifies its channel flat-band voltage and consequently results in a higher effective gate voltage that appears as an “apparent gate work function shift”, which is captured by (3),

$$V_{gs,eff} = V_{gs} + S \cdot \text{table}[Q_{it}(V_{gs}, V_{ds})]/C_{ox} \quad (3)$$

where the look-up table of interface charge Q_{it} comes from the measurement-calibrated TCAD deck, while the scaling factor S (> 0) is determined by fitting to TCAD I-V data.

The I-V model shows excellent agreement with respect to TCAD data (see Fig. 2(a)), except that the ambipolar current I_{ambi} is switched off and replaced by V_{ds} -dependent leakage floors instead. The pitfall of operating in the ambipolar regime is avoided as we “virtually” adjust the gate work function Φ_G as a parameter in SPICE such that the logic “0” is automatically set to the highest voltage that gives the targeted off-current I_{off} , meaning that the nodes in a logic circuit are programmed not to see I_{ambi} when switching between 0 and V_{dd} .

To model the C-V characteristics, an empirical Q-V model in [10] is implemented to capture the “intrinsic” gate charge in an ideal TFET. While the bulk traps are assumed electrically inactive (per [7]) and thus cause no change in Q-V, the oxide interface charge due to oxide traps is included by way of the same table Q_{it} in (3). The derivative of Q_g to V_{gs} , namely $C_{gg}-V_{gs}$ is then validated against TCAD data with good accuracy, as can be seen in Fig. 2(b), where the extra gate capacitance as a signature of (dis-)charging of oxide traps is clearly visible.

III. CIRCUIT SIMULATION

Using the calibrated model above, we perform SPICE simulations on a 15-stage RO test bench (Fig. 1(b)) made of vertical-TFET-based inverters (Fig. 1(c)), where the P-TFET assumes mirrored I-V and C-V characteristics of an N-TFET. The intracell parasitic RC is calculated similar to [12] and a wire load of 50 times of gate pitch is also included.

The PP study begins with a sweep of V_{dd} and I_{off} target in all combinations of $0.10 \text{ V} \leq V_{dd} \leq 0.50 \text{ V}$ and $1 \text{ pA} \leq I_{off} \leq 10 \text{ nA}$, whereby I_{off} targeting is implemented by varying Φ_G (note that pA-order I_{off} can be only met at low V_{dd} when assuming no traps). Next, the energy consumption per switching is calculated as a weighted sum of dynamic and static energy at both high (10 %) and low (0.1 %) activity factor (af), which represent high-performance (e.g., servers) and standby-mode

Fig. 2. (a) I_{ds} - V_{gs} and (b) C_{gg} - V_{gs} characteristics of the NW TFET in Fig. 1(a) simulated by TCAD (symbols) and compact model (curves, “CM”) at $T = 298 \text{ K}$ in three different trap scenarios: “no traps” (I-V due to BTBT; C-V due to intrinsic charge), “bulk traps” (I-V due to BTBT + TAT; C-V due to intrinsic charge) and “bulk + oxide traps” (I-V due to BTBT + TAT + electrostatic effect; C-V due to intrinsic charge + oxide interface charge). The average subthreshold swing ($SS_{avg,lin}$) is calculated at $V_{ds} = 0.05 \text{ V}$ across $I_{ds} \in [10^{-10} \text{ A}, 10^{-8} \text{ A}]$.

(e.g., mobile phones) applications, respectively [13]. Finally, a Pareto optimization similar to [13] is performed on all solutions to find the minimum energy at each frequency, with the optimized energy-frequency relations shown in Fig. 3.

Clearly, by including all parasitic trap effects in a TFET we readily observe an iso-frequency energy penalty up to $> 4x$ in the low-frequency corner – a regime commonly identified as more energy-efficient of TFET compared to MOSFET [13]. Notably, such negative impact is more pronounced at low af when static energy becomes significant, which is understandable given the rise in leakage floor and the degraded subthreshold slope due to traps (Fig. 2(a)). Meanwhile, while at low af bulk and oxide traps appear to contribute comparably to the total energy increase, oxide traps begin to take over as the dominant source at high af – this turns out to come from the extra gate capacitance seen in Fig. 2(b), which gives rise to an increased dynamic energy; since dynamic energy dominates at

Fig. 3. The Pareto-optimized energy versus frequency in a TFET-based 15-stage RO circuit in the three different trap scenarios in Fig. 2, at activity factor of 10 % (left) and 0.1 % (right); only optimized solutions from $I_{off} \in [10^{-12} \text{ A}, 10^{-8} \text{ A}]$ and $V_{dd} \in [0.10 \text{ V}, 0.50 \text{ V}]$ are shown. Bulk traps and oxide traps increase iso-frequency energy consumption of the TFET up to 1.4x/2.9x (high/low af) and 3.1x/2.2x (high/low af), respectively, while the overall effect of two types of traps translates to an energy penalty of up to 4.1x/4.8x (high/low af). Note that the iso-frequency energy penalty factor of bulk traps and of oxide traps are calculated at different frequency values.

high af , the detrimental effect of oxide traps becomes principal.

IV. CONCLUSIONS

We have investigated, for the first time, the impact of bulk and oxide traps in a heterojunction TFET on its circuit-level PP metrics by including TAT and electrostatic trap effects in a compact model for SPICE simulations. We find that an iso-frequency energy penalty up to $\sim 5\times$ can be expected from trap-related effects due to device nonidealities even in a state-of-the-art TFET. This implies that further reduction in trap density at the heterostructure junction and oxide interface is yet to be accomplished in order to exploit the full potential of TFET.

ACKNOWLEDGMENT

The authors acknowledge funding from the European Community's Seventh Framework Programme under Grant Agreement No.619509 (Project E²SWITCH). This work was also supported by imec's Industrial Affiliation Program.

The authors would like to thank J. Franco for helpful discussions on the effects of oxide traps.

REFERENCES

- [1] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches", *Nature*, vol. 479, no. 7373, pp. 329-337, 2011.
- [2] K. E. Moselund *et al.*, "Lateral InAs/Si p-Type Tunnel FETs Integrated on Si—Part 1: Experimental Devices", *IEEE Transactions on Electron Devices*, vol. 63, no. 11, pp. 4233-4239, 2016.
- [3] C. Convertino, C. B. Zota, H. Schmid, A. M. Ionescu and K. E. Moselund, "III-V heterostructure tunnel field-effect transistor", *Journal of Physics: Condensed Matter*, vol. 30, no. 26, 264005, 2018.
- [4] S. Sant *et al.*, "Lateral InAs/Si p-Type Tunnel FETs Integrated on Si—Part 2: Simulation Study of the Impact of Interface Traps", *IEEE Transactions on Electron Devices*, vol. 63, no. 11, pp. 4240-4247, 2016.
- [5] U. E. Avci *et al.*, "Study of TFET Non-ideality Effects for Determination of Geometry and Defect Density Requirements for Sub-60mV/dec Ge TFET", in *2015 IEEE International Electron Devices Meeting (IEDM)*, Washington DC, 2015, pp. 34.5.1- 34.5.4.
- [6] R. N. Sajjad, W. Chern, J. L. Hoyt and D. A. Antoniadis, "Trap Assisted Tunneling and Its Effect on Subthreshold Swing of Tunnel FETs", *IEEE Transactions on Electron Devices*, vol. 63, no. 11, pp. 4380-4387, 2016.
- [7] E. Memisevic *et al.*, "Individual Defects in InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors Operating below 60 mV/decade", *Nano Letters*, vol. 17, no. 7, pp. 4373-4380, 2017.
- [8] S. Sant, E. Memisevic, L.-E. Wernersson and A. Schenk, "Impact of Non-idealities on the Performance of InAs/(In)GaAsSb/GaSb Tunnel FETs", *Nanoelectronic Devices*, vol. 18, no. 1, 2018. DOI:10.21494/ISTE.OP.2018.0221.
- [9] H. Lu, D. Esseni and A. Seabaugh, "Universal analytic model for tunnel FET circuit simulation", *Solid-State Electronics*, vol. 108, pp. 110-117, 2015.
- [10] H. Lu *et al.*, "Universal charge-conserving TFET SPICE model incorporating gate current and noise", *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits*, vol. 2, pp. 20-27, 2016.
- [11] G. A. M. Hurkx, D. B. M. Klaassen and M. P. G. Knuvers, "A new recombination model for device simulation including tunneling", *IEEE Transactions on Electron Devices*, vol. 39, no. 2, pp. 331-338, 1992.
- [12] D. Yakimets *et al.*, "Vertical GAAFETs for the Ultimate CMOS Scaling", *IEEE Transactions on Electron Devices*, vol. 62, no. 5, pp. 1433-1439, 2015.
- [13] D. H. Morris, U. E. Avci, R. Rios and I. A. Young, "Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics", *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 4, no. 4, pp. 380-388, 2014.